main
Download ZIP Propose a change
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 12d ago
viewers tt0501sdx: viewers · Ray 12d ago
package.json Publish 0.1.0 · Ray 12d ago
page.json Set visibility: public · Ray 12d ago
README.md Publish 0.1.0 · Ray 12d ago
tt0501sdx-etched.glb Publish 0.1.0 · Ray 12d ago
tt0501sdx-etched.step tt0501sdx: factory component page (tier=lcsc) · Ray 12d ago
tt0501sdx-hero.glb tt0501sdx: hero GLB from the etched model (keeps the MPN mark) · Ray 12d ago
tt0501sdx-hero.overlay.json Publish 0.1.0 · Ray 12d ago
tt0501sdx.glb Publish 0.1.0 · Ray 12d ago
tt0501sdx.kicad_mod Publish 0.1.0 · Ray 12d ago
tt0501sdx.kicad_sym Publish 0.1.0 · Ray 12d ago
tt0501sdx.lbr Publish 0.1.0 · Ray 12d ago
tt0501sdx.step Publish 0.1.0 · Ray 12d ago

TT0501SDX

Shenzhen JingYang · ESD And Surge Protection (TVS/ESD) · SOD-523

TT0501SDX from Shenzhen JingYang, in a SOD-523. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 I/O_1 passive Bidirectional TVS terminal for one high-speed data line, rated for a 5.0 V reverse working voltage (VRWM) and about 0.3 pF typical capacitance between I/O_1 and I/O_2.
2 I/O_2 passive Bidirectional TVS terminal for one high-speed data line, rated for a 5.0 V reverse working voltage (VRWM) and about 0.3 pF typical capacitance between I/O_2 and I/O_1.

Key specifications

Parameter Value
Manufacturer Shenzhen JingYang
Package SOD-523
Category Circuit Protection
Pins 2

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Reverse Leakage Current @ VRWM (Between I/O and I/O) IR 0.01 1 μA VRWM = 5V, T = 25C 2
Reverse Breakdown Voltage @ IT (Between I/O and I/O) VBR 7 9 V IT = 1mA 2
Clamping Voltage @ IPP (Between I/O and I/O) VC 14 V IPP = 5A, tp = 8/20μs 2
Parasitic Capacitance (Between I/O and I/O) CESD 0.3 0.4 pF VR = 0V, f = 1MHz 2
ESD per IEC 61000-4-2 (Contact) VESD -25 25 kV ESD per IEC 61000-4-2 (Contact) 2
ESD per IEC 61000-4-2 (Air) VESD -20 20 kV ESD per IEC 61000-4-2 (Air) 2
Peak Pulse Current IPP 5 A tp=8/20us 2
Operating Temperature TOPT -55 125 C 2
Storage Temperature TSTG -55 150 C 2
Nominal Reverse Working Voltage VRWM 5 V 2

CAD (KiCad official)

  • Symbol: TT0501SDX
  • Footprint: Diode_SMD:D_SOD-523
  • 3D model: SOD-523 (KiCad packages3D, STEP)
  • 3D model files: tt0501sdx-etched.step / tt0501sdx-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tt0501sdx.step / tt0501sdx.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Shenzhen JingYang datasheet (6 pp, sha256 7f2bd05d11eea748, retrieved 2026-10-21, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF