Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TSV6392AIDT

UMW · Operational Amplifier · SOP-8

TSV6392AIDT from UMW, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 Out1 output Output of op-amp channel 1. Rail-to-rail CMOS output, capable of ~10 mA source / 12 mA sink at Vcc=1.8 V; V_OH within ~5 mV of Vcc+ and V_OL within ~4 mV of Vcc- (typ, R_L=10 kΩ).
2 In1- input Inverting input of op-amp channel 1. Rail-to-rail input; V_icm range = (Vcc-)-0.1 V to (Vcc+)+0.1 V. Input bias current 1 pA typ.
3 In1+ input Non-inverting input of op-amp channel 1. Rail-to-rail input; V_icm range = (Vcc-)-0.1 V to (Vcc+)+0.1 V. Input bias current 1 pA typ.
4 Vcc- power_in Negative supply / ground pin. Total supply (Vcc+ − Vcc-) 1.5 V to 5.5 V operating, 6 V absolute maximum.
5 In2+ input Non-inverting input of op-amp channel 2. Rail-to-rail input; V_icm range = (Vcc-)-0.1 V to (Vcc+)+0.1 V. Input bias current 1 pA typ.
6 In2- input Inverting input of op-amp channel 2. Rail-to-rail input; V_icm range = (Vcc-)-0.1 V to (Vcc+)+0.1 V. Input bias current 1 pA typ.
7 Out2 output Output of op-amp channel 2. Rail-to-rail CMOS output, capable of ~10 mA source / 12 mA sink at Vcc=1.8 V.
8 Vcc+ power_in Positive supply pin. Total supply (Vcc+ − Vcc-) 1.5 V to 5.5 V operating, 6 V absolute maximum. Supply current 50 µA typ per operator (100 µA typ for the dual).

Key specifications

Parameter Value
Manufacturer UMW
Package SOP-8
Category Op-amp/Cmp
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • TSV6392AIDT
  • TSV6392AIDTIPT
  • TSV6392AIDTAIPT

CAD (KiCad official)

  • Symbol: TSV6392AIDT
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: tsv6392aidt-etched.step / tsv6392aidt-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tsv6392aidt.step / tsv6392aidt.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: UMW datasheet (18 pp, sha256 ad6bf6f75a6c6241, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF