Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TS3A5017DR

Texas Instruments · Analog Switches, Multiplexers · SOIC-16

TS3A5017DR from Texas Instruments, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1EN input Active-low enable for switch 1. When high, switch 1 is disabled (all 1Sx paths high-impedance to 1D). CMOS input, 0 to V+ range (2 V min VIH, 0.8 V max VIL).
2 IN2 input Switch 2 input select. Combined with (implicit) selection logic, chooses which of 2S1..2S4 connects to 2D. CMOS input, 0 to 3.6 V.
3 1S4 bidirectional Switch 1 channel 4 analog I/O. Bidirectional analog/digital path connected to 1D when switch 1 selects channel 4 and 1EN is low. Signal range 0 to V+.
4 1S3 bidirectional Switch 1 channel 3 analog I/O. Bidirectional path to 1D when channel 3 is selected. Signal range 0 to V+.
5 1S2 bidirectional Switch 1 channel 2 analog I/O. Bidirectional path to 1D when channel 2 is selected. Signal range 0 to V+.
6 1S1 bidirectional Switch 1 channel 1 analog I/O. Bidirectional path to 1D when channel 1 is selected. Signal range 0 to V+.
7 1D bidirectional Common path (pole) for switch 1. Connects to one of 1S1..1S4 selected by IN1/IN2 when 1EN is low. rON ~11 Ω typ at V+ = 3 V.
8 GND power_in Ground reference (0 V). Return for both supply and signal currents; continuous current through GND limited to 100 mA.
9 2D bidirectional Common path (pole) for switch 2. Connects to one of 2S1..2S4 selected by IN1/IN2 when 2EN is low.
10 2S1 bidirectional Switch 2 channel 1 analog I/O. Bidirectional path to 2D when channel 1 is selected. Signal range 0 to V+.
11 2S2 bidirectional Switch 2 channel 2 analog I/O. Bidirectional path to 2D when channel 2 is selected. Signal range 0 to V+.
12 2S3 bidirectional Switch 2 channel 3 analog I/O. Bidirectional path to 2D when channel 3 is selected. Signal range 0 to V+.
13 2S4 bidirectional Switch 2 channel 4 analog I/O. Bidirectional path to 2D when channel 4 is selected. Signal range 0 to V+.
14 IN1 input Switch 1 input select. Combined with the other select input, chooses which of 1S1..1S4 connects to 1D. CMOS input, 0 to 3.6 V.
15 2EN input Active-low enable for switch 2. When high, switch 2 is disabled (all 2Sx high-impedance to 2D). CMOS input, 0 to V+.
16 V+ power_in Positive supply. Recommended operating range 2.3 V to 3.6 V; absolute max 4.6 V. Continuous current through V+ limited to 100 mA. Bypass with 0.1 µF to GND.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-16
Category Interface
Pins 16

Ordering variants

Same part, different packaging or reel option.

  • TS3A5017DRD
  • TS3A5017DR
  • TS3A5017DRDBQ
  • TS3A5017DRDBQR
  • TS3A5017DRDGV
  • TS3A5017DRDGVR
  • TS3A5017DRPW
  • TS3A5017DRPWR
  • TS3A5017DRRGY
  • TS3A5017DRRGYR
  • TS3A5017DRRSV
  • TS3A5017DRRSVR

CAD (KiCad official)

  • Symbol: TS3A5017DR
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16 (KiCad packages3D, STEP)
  • 3D model files: ts3a5017dr-etched.step / ts3a5017dr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ts3a5017dr.step / ts3a5017dr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (41 pp, sha256 03199c32f468e005, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF