main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs trs3232eipwr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 4d ago
viewers trs3232eipwr: viewers · Ray 28d ago
package.json Publish 0.1.0 · Ray 28d ago
page.json Brief states the pinout check that actually ran (was an unconditional "Datasheet-verified pinout") · Ray 11d ago
README.md trs3232eipwr: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray 17d ago
trs3232eipwr-etched.fit.json trs3232eipwr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 4d ago
trs3232eipwr-etched.glb trs3232eipwr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 4d ago
trs3232eipwr-etched.step trs3232eipwr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 4d ago
trs3232eipwr.glb Publish 0.1.0 · Ray 28d ago
trs3232eipwr.kicad_mod Publish 0.1.0 · Ray 28d ago
trs3232eipwr.kicad_sym Publish 0.1.0 · Ray 28d ago
trs3232eipwr.lbr Publish 0.1.0 · Ray 28d ago
trs3232eipwr.step Publish 0.1.0 · Ray 28d ago

TRS3232EIPWR

Texas Instruments · RS232 ICs · TSSOP-16

TRS3232EIPWR from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 C1+ passive Positive lead of charge-pump flying capacitor C1. Connect an external capacitor (0.1 µF at VCC = 3.3 V; 0.047 µF at VCC = 5 V) between C1+ and C1-.
2 V+ power_out Positive charge-pump output for external storage capacitor only (typically +5.5 V). Requires a 0.1 µF or 0.33 µF capacitor to GND per operating conditions.
3 C1- passive Negative lead of charge-pump flying capacitor C1.
4 C2+ passive Positive lead of charge-pump flying capacitor C2 (0.1 µF or 0.33 µF).
5 C2- passive Negative lead of charge-pump flying capacitor C2.
6 V- power_out Negative charge-pump output for external storage capacitor only (typically -5.5 V). Requires a 0.1 µF or 0.33 µF capacitor to GND.
7 DOUT2 output RS-232 line data output for channel 2 (to remote RS-232 system). Swings ±5 V nominal, drives 3-kΩ load; ±15-kV IEC air-gap / ±8-kV IEC contact ESD protected.
8 RIN2 input RS-232 line data input for channel 2 (from remote RS-232 system). Accepts ±25 V input; ±15-kV IEC air-gap / ±8-kV IEC contact ESD protected.
9 ROUT2 output Logic-level (CMOS) data output for channel 2 (to UART). Output swings 0 V to VCC.
10 DIN2 input Logic-level (CMOS) data input for channel 2 (from UART). VIH ≥ 2 V at VCC = 3.3 V, ≥ 2.4 V at VCC = 5 V; VIL ≤ 0.8 V.
11 DIN1 input Logic-level (CMOS) data input for channel 1 (from UART).
12 ROUT1 output Logic-level (CMOS) data output for channel 1 (to UART).
13 RIN1 input RS-232 line data input for channel 1 (from remote RS-232 system). ±15-kV IEC air-gap / ±8-kV IEC contact ESD protected.
14 DOUT1 output RS-232 line data output for channel 1 (to remote RS-232 system). ±15-kV IEC air-gap / ±8-kV IEC contact ESD protected.
15 GND power_in Ground reference for supply and signals.
16 VCC power_in Supply voltage input, 3.0 V to 5.5 V. Bypass with a minimum 1-µF capacitor to GND to meet the specified IEC 61000-4-2 rating.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-16
Category Comm/UART
Pins 16

Ordering variants

Same part, different packaging or reel option.

  • TRS3232EIPWR
  • TRS3232EIPWRCPW
  • TRS3232EIPWRCPWR
  • TRS3232EIPWRID
  • TRS3232EIPWRIDR
  • TRS3232EIPWRCD
  • TRS3232EIPWRCDR
  • TRS3232EIPWRIDB
  • TRS3232EIPWRIDBR
  • TRS3232EIPWRCDB
  • TRS3232EIPWRCDBR
  • TRS3232EIPWRIDW
  • TRS3232EIPWRIDWR
  • TRS3232EIPWRCDW
  • TRS3232EIPWRCDWR
  • TRS3232EIPWRIRGT
  • TRS3232EIPWRIRGTR
  • TRS3232EIPWRCRGT
  • TRS3232EIPWRCRGTR

CAD (KiCad official)

  • Symbol: TRS3232EIPWR
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: trs3232eipwr-etched.step / trs3232eipwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); trs3232eipwr.step / trs3232eipwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (38 pp, sha256 9773be544db0bcb1, retrieved 2026-08-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF