Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

TRS3223QPWRQ1

Texas Instruments · Pre-ordered Chips · TSSOP-20

TRS3223QPWRQ1 from Texas Instruments, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 EN input Receiver enable input; when high the receiver outputs are high-impedance, 5.5 V max input with VIL 0.8 V.
2 C1+ passive Positive terminal of charge-pump capacitor C1.
3 V+ power_out Positive charge-pump output supply, 7 V max, decoupled with an external capacitor.
4 C1- passive Negative terminal of charge-pump capacitor C1.
5 C2+ passive Positive terminal of charge-pump capacitor C2.
6 C2- passive Negative terminal of charge-pump capacitor C2.
7 V- power_out Negative charge-pump output supply, -7 V max, decoupled with an external capacitor.
8 DOUT2 output RS-232 driver 2 output with ±15 kV HBM ESD protection, swings ±5 V min into 3 kΩ.
9 RIN2 input RS-232 receiver 2 input with ±15 kV HBM ESD protection, ±25 V input range and 5 kΩ typical input resistance.
10 ROUT2 output Logic-level receiver 2 output, high-impedance when EN is high.
11 INVALID output Valid-signal output that is high when any receiver input is beyond ±2.7 V and low when inputs stay within ±0.3 V for more than 30 µs.
12 DIN2 input Logic input for driver 2, accepts up to 5.5 V.
13 DIN1 input Logic input for driver 1, accepts up to 5.5 V.
14 FORCEON input Drives auto-powerdown control; low with FORCEOFF high enables auto-powerdown, high with FORCEOFF high disables it.
15 ROUT1 output Logic-level receiver 1 output, high-impedance when EN is high.
16 RIN1 input RS-232 receiver 1 input with ±15 kV HBM ESD protection, ±25 V input range and 5 kΩ typical input resistance.
17 DOUT1 output RS-232 driver 1 output with ±15 kV HBM ESD protection, swings ±5 V min into 3 kΩ.
18 GND power_in Ground.
19 VCC power_in Supply voltage input, 3 V to 5.5 V, with 0.1 µF bypass capacitor.
20 FORCEOFF input Active-low power-off control; low shuts off drivers and charge pump, reducing supply current to 1 µA typical.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-20
Category Interface ICs
Pins 20

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
VCC Supply voltage range VCC -0.3 6 V 3
V+ Positive output supply voltage range V+ -0.3 7 V 3
V- Negative output supply voltage range V- -7 0.3 V 3
V+ - V- Supply voltage difference V+, V- 13 V 3
Input voltage range, driver, FORCEOFF, FORCEON, EN VI -0.3 6 V Driver, FORCEOFF, FORCEON, EN 3
Input voltage range, receiver VI -25 25 V Receiver 3
Output voltage range, driver VO -13.2 13.2 V Driver 3
Operating virtual-junction temperature TJ 150 °C 3
Storage temperature range Tstg -65 150 °C 3
Package thermal impedance θJA 83 °C/W 3
VCC Supply voltage VCC 3 3.3 3.6 V VCC = 3.3 V 3
VCC Supply voltage VCC 4.5 5 5.5 V VCC = 5 V 3
High-level input voltage VIH 2 V Driver and control, VCC = 3.3 V 3
High-level input voltage VIH 2.4 V DIN, EN, FORCEOFF, FORCEON, VCC = 5 V 3
Low-level input voltage VIL 0.8 V Driver and control, DIN, EN, FORCEOFF, FORCEON 3
Input voltage VI 0 5.5 V Driver and control, DIN, EN, FORCEOFF, FORCEON 3
Input voltage VI -25 25 V Receiver 3
Operating free-air temperature TA -40 125 °C 3
Supply current, auto-powerdown disabled ICC 0.3 2 mA No load, FORCEOFF and FORCEON at VCC 3
Supply current, powered off ICC 1 20 µA VCC = 3.3 V or 5 V, No load, FORCEOFF at GND 3
Supply current, auto-powerdown enabled ICC 1 20 µA No load, FORCEOFF at VCC, FORCEON at GND, All RIN are open or grounded 3
Input leakage current II -1 0.01 1 µA EN, FORCEOFF, FORCEON 3
High-level output voltage, driver VOH 5 5.4 V DOUT at RL = 3 kΩ to GND 4
Low-level output voltage, driver VOL -5 -5.4 V DOUT at RL = 3 kΩ to GND 4
High-level input current IIH -1 0.01 1 µA VI = VCC 4
Low-level input current IIL -1 0.01 1 µA VI = GND 4
Short-circuit output current IOS -60 35 60 mA VCC = 3.6 V, VO = 0 V 4
Output resistance ro 300 Ω VCC, V+, and V- = 0 V, VO = ±2 V 4
Output resistance ro 10 MΩ VCC, V+, and V- = 0 V, VO = ±2 V 4
Output leakage current Ioff -25 25 µA FORCEOFF = GND, VO = ±12 V, VCC = 3 V to 3.6 V 4
Maximum data rate 250 kbit/s CL = 1000 pF, One DOUT switching, RL = 3 kΩ 4
Pulse skew tsk(p) 100 ns CL = 150 pF to 2500 pF, RL = 3 kΩ to 7 kΩ 4
Slew rate, transition region SR(tr) 6 30 V/µs VCC = 3.3 V, RL = 3 kΩ to 7 kΩ, CL = 150 pF to 1000 pF 4
Slew rate, transition region SR(tr) 4 30 V/µs VCC = 3.3 V, RL = 3 kΩ to 7 kΩ, CL = 150 pF to 2500 pF 4
Low-level output voltage, receiver VOL 0.4 V IOL = 1.6 mA 5
Positive-going input threshold voltage VIT+ 1.6 2.4 V VCC = 3.3 V 5
Positive-going input threshold voltage VIT+ 1.9 2.4 V VCC = 5 V 5
Negative-going input threshold voltage VIT- 0.6 1.1 V VCC = 3.3 V 5
Negative-going input threshold voltage VIT- 0.8 1.4 V VCC = 5 V 5
Input hysteresis (VIT+, VIT-) Vhys 0.5 V 5
Output leakage current, receiver Ioff -10 0.05 10 µA EN = VCC 5
Input resistance ri 3 5 8.3 kΩ VI = ±3 V to ±25 V 5
Receiver input threshold for INVALID high-level output, positive VT+(valid) 2.7 V FORCEON = GND, FORCEOFF = VCC 6
Receiver input threshold for INVALID high-level output, negative VT-(valid) -2.7 V FORCEON = GND, FORCEOFF = VCC 6
Receiver input threshold for INVALID low-level output VT(invalid) -0.3 0.3 V FORCEON = GND, FORCEOFF = VCC 6
INVALID low-level output voltage VOL 0.4 V IOL = 1.6 mA, FORCEON = GND, FORCEOFF = VCC 6

CAD (KiCad official)

  • Symbol: TRS3223QPWRQ1
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)
  • 3D model files: trs3223qpwrq1-etched.step / trs3223qpwrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); trs3223qpwrq1.step / trs3223qpwrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (17 pp, sha256 e19e777de74ce14f, retrieved 2026-10-30, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF