component

TRS3221EIRGTR

Public Made by Adom

by adom

Texas Instruments RS232 ICs, VQFN-16(3x3). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentcommunication interface chiptrs3221eirgtrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 5d ago
viewers trs3221eirgtr: viewers · Ray 5d ago
package.json Publish 0.1.0 · Ray 5d ago
page.json Set visibility: public · Ray 5d ago
README.md Publish 0.1.0 · Ray 5d ago
trs3221eirgtr-etched.glb Publish 0.1.0 · Ray 5d ago
trs3221eirgtr-etched.step trs3221eirgtr: factory component page (tier=lcsc) · Ray 5d ago
trs3221eirgtr-hero.glb trs3221eirgtr: hero GLB from the etched model (keeps the MPN mark) · Ray 5d ago
trs3221eirgtr-hero.overlay.json Publish 0.1.0 · Ray 5d ago
trs3221eirgtr.glb Publish 0.1.0 · Ray 5d ago
trs3221eirgtr.kicad_mod Publish 0.1.0 · Ray 5d ago
trs3221eirgtr.kicad_sym Publish 0.1.0 · Ray 5d ago
trs3221eirgtr.lbr Publish 0.1.0 · Ray 5d ago
trs3221eirgtr.step Publish 0.1.0 · Ray 5d ago

TRS3221EIRGTR

Texas Instruments · RS232 ICs · VQFN-16(3x3)

TRS3221EIRGTR from Texas Instruments, in a VQFN-16(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 C1- passive Negative terminal of the voltage-doubler charge-pump capacitor C1.
2 C2+ passive Positive terminal of the voltage-doubler charge-pump capacitor C2.
3 C2- passive Negative terminal of the voltage-doubler charge-pump capacitor C2.
4 V- power_out -5.5V supply generated by the charge pump.
5 RIN input RS-232 receiver input.
6 ROUT output Receiver output, set to high impedance when EN is high.
7 INVALID output Invalid output pin; output is low when all RIN inputs are unpowered.
8 DIN input Driver input.
9 FORCEON input Automatic power-down control input.
10 DOUT output RS-232 driver output.
11 GND power_in Ground.
12 VCC power_in 3V to 5.5V supply voltage.
13 FORCEOFF input Automatic power-down control input.
14 EN input Low input enables the ROUT output; high input sets ROUT to high impedance.
15 V+ power_out 5.5V supply generated by the charge pump.
16 C1+ passive Positive terminal of the voltage-doubler charge-pump capacitor C1.
17 Thermal Pad passive Exposed thermal pad that can be connected to GND or left floating.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-16(3x3)
Category Communication Interface Chip
Pins 17

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage range VCC -0.3 6 V 5
Positive output supply voltage range V+ -0.3 7 V 5
Supply voltage difference V+, V- 13 V 5
Input voltage range, logic VI -0.3 6 V DIN, FORCEOFF, FORCEON, EN 5
Input voltage range, RIN VI -25 25 V RIN 5
Output voltage range, DOUT VO -13.2 13.2 V DOUT 5
Operating virtual junction temperature TJ 150 °C 5
Storage temperature range Tstg -65 150 °C 5
Supply voltage VCC 3 3.3 3.6 V VCC = 3.3 V 6
Supply voltage VCC 4.5 5 5.5 V VCC = 5 V 6
High-level input voltage VIH 2 V VCC = 3.3 V; DIN, FORCEOFF, FORCEON, EN 6
High-level input voltage VIH 2.4 V VCC = 5 V; DIN, FORCEOFF, FORCEON, EN 6
Low-level input voltage VIL 0.8 V DIN, FORCEOFF, FORCEON, EN 6
Driver and control input voltage VI 0 5.5 V DIN, FORCEOFF, FORCEON 6
Receiver input voltage VI -25 25 V 6
Operating free-air temperature TA -40 85 °C TRS3221EI 6
Junction-to-ambient thermal resistance RθJA 52.1 °C/W RGT (VQFN) 6
Junction-to-case (top) thermal resistance RθJC(top) 60.6 °C/W RGT (VQFN) 6
Junction-to-board thermal resistance RθJB 26.8 °C/W RGT (VQFN) 6
Junction-to-case (bottom) thermal resistance RθJC(bot) 12 °C/W RGT (VQFN) 6
Input leakage current II 0.01 1 μA FORCEOFF, FORCEON, EN (typ ±0.01, max ±1) 6
Supply current, auto-powerdown disabled ICC 0.3 1 mA VCC = 3.3 V or 5 V, TA = 25°C, No load, FORCEOFF and FORCEON at VCC 6
Supply current, powered off ICC 1 10 μA No load, FORCEOFF at GND 6
Supply current, auto-powerdown enabled ICC 1 10 μA No load, FORCEOFF at VCC, FORCEON at GND, All RIN are open or grounded 6
Driver high-level output voltage VOH 5 5.4 V DOUT at RL = 3 kΩ to GND, DIN = GND 7
Driver low-level output voltage VOL -5 -5.4 V DOUT at RL = 3 kΩ to GND, DIN = VCC 7
Driver high-level input current IIH 0.01 1 μA VI = VCC (typ ±0.01, max ±1) 7
Driver low-level input current IIL 0.01 1 μA VI = GND (typ ±0.01, max ±1) 7
Short-circuit output current IOS 35 60 mA VCC = 3.6 V, VO = 0 V (typ ±35, max ±60) 7
Output resistance ro 300 Ω VCC, V+, and V- = 0 V, VO = ±2 V; second value printed 10M 7
Driver output leakage current Ioff 25 μA FORCEOFF = GND, VO = ±12 V, VCC = 3 V to 3.6 V (±25) 7
Maximum data rate 250 500 kbit/s CL = 1000 pF, RL = 3 kΩ, RGT package 7
Pulse skew, driver tsk(p) 50 ns CL = 1000 pF, RL = 3 kΩ, RGT package 7
Slew rate, transition region SR(tr) 6 30 V/μs VCC = 3.3 V, RL = 3 kΩ to 7 kΩ, CL = 150 pF to 1000 pF 7
Slew rate, transition region SR(tr) 4 30 V/μs VCC = 3.3 V, RL = 3 kΩ to 7 kΩ, CL = 150 pF to 2500 pF 7
Receiver low-level output voltage VOL 0.4 V IOL = 1.6 mA 8
Receiver positive-going input threshold VIT+ 1.6 2.4 V VCC = 3.3 V 8
Receiver positive-going input threshold VIT+ 1.9 2.4 V VCC = 5 V 8
Receiver negative-going input threshold VIT- 0.6 1.1 V VCC = 3.3 V 8
Receiver negative-going input threshold VIT- 0.8 1.4 V VCC = 5 V 8
Input hysteresis Vhys 0.5 V VIT+, VIT- 8
Receiver output leakage current Ioff 0.05 10 μA EN = VCC (typ ±0.05, max ±10) 8
Receiver input resistance ri 3 5 7 kΩ VI = ±3 V to ±25 V 8
INVALID high threshold (positive) VT+(valid) 2.7 V FORCEON = GND, FORCEOFF = VCC 9
INVALID high threshold (negative) VT-(valid) -2.7 V FORCEON = GND, FORCEOFF = VCC 9
INVALID low threshold VT(invalid) -0.3 0.3 V FORCEON = GND, FORCEOFF = VCC 9
INVALID low-level output voltage VOL 0.4 V IOL = 1.6 mA, FORCEON = GND, FORCEOFF = VCC 9

CAD (KiCad official)

  • Symbol: TRS3221EIRGTR
  • Footprint: Package_DFN_QFN:QFN-16-1EP_3x3mm_P0.5mm_EP1.7x1.7mm
  • 3D model: VQFN-16(3x3) (KiCad packages3D, STEP)
  • 3D model files: trs3221eirgtr-etched.step / trs3221eirgtr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); trs3221eirgtr.step / trs3221eirgtr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (38 pp, sha256 bec7ba40ea452512, retrieved 2026-10-22, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF