main
Ray Publish 0.1.0 bf88801 6d ago

TPT29617A-VS1R

3PEAK · Translators, Level Shifters · MSOP-8

TPT29617A-VS1R from 3PEAK, in a MSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VREF1 power_in Side-1 supply voltage of 0.8 V to 5.5 V that sets the port-1 comparator reference (0.35×VREF1), and the internal comparator requires 0.4×VREF1 ≤ VREF2 − 0.8 V for operation.
2 SCL1 bidirectional I2C SCL line on side 1, which must be connected to VREF1 through a pull-up resistor and is 5.5 V tolerant.
3 SDA1 bidirectional I2C SDA line on side 1, which must be connected to VREF1 through a pull-up resistor and is 5.5 V tolerant.
4 GND power_in Supply ground (0 V reference).
5 EN input Active-high repeater enable with thresholds referenced to VREF2 and an internal pull-up to VREF2; driving it low disconnects the SCL/SDA channels (high-impedance between ports), and it is 5 V tolerant and should only change state while the bus is idle.
6 SDA2 bidirectional I2C SDA line on side 2, which must be connected to VREF2 through a pull-up resistor; the internal pull-down holds it at about 0.55 V when driven low.
7 SCL2 bidirectional I2C SCL line on side 2, which must be connected to VREF2 through a pull-up resistor; the internal pull-down holds it at about 0.55 V when driven low.
8 VREF2 power_in Side-2 and device supply voltage of 2.2 V to 5.5 V; the output drivers stay off until VREF2 exceeds 2.2 V and the internal references settle (about 400 µs).

Key specifications

Parameter Value
Manufacturer 3PEAK
Package MSOP-8
Category Logic
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
DC reference voltage range (VREF1) VREF1 -0.5 7 V 5
DC reference bias voltage range (VREF2) VREF2 -0.5 7 V 5
Input voltage range VI -0.5 7 V 5
Input/output voltage range VI/O -0.5 7 V 5
Input clamp current IIK -50 mA VI < 0 5
Output clamp current IOK -50 mA VI/O < 0 5
Maximum junction temperature TJ 150 °C 5
Storage temperature range TSTG -65 150 °C 5
Input/output voltage, SCL1, SDA1, SCL2, SDA2 VI/O 0 5.5 V 5
Reference voltage (side 1) VREF1 0.8 5.5 V 5
Reference voltage (side 2) VREF2 2.2 5.5 V 5
Input clamp current Iinput 0 50 mA 5
Output clamp current Ioutput 0 50 mA 5
Operating ambient temperature TA -40 125 °C 5
Junction-to-ambient thermal resistance, MSOP8 θJA 180 °C/W MSOP8 package 5
Junction-to-case thermal resistance, MSOP8 θJC 72 °C/W MSOP8 package 5
Input clamp voltage VIK -1.2 -0.3 V II = −18 mA, VCC x 2.2 V to 5.5 V 6
Low-level output voltage SDA1, SCL1 VOL 0.1 0.2 V IOL = 13 mA, VCC x 0.8 V to 5.5 V 6
Low-level output voltage SDA2, SCL2 VOL 0.5 0.6 V IOL = 150 μA or 13 mA, VILA = 0 V, VCC x 2.2 V to 5.5 V 6
High-level input voltage SDA1, SCL1 VIH 5.5 V VCC x 0.8 V to 5.5 V 6
High-level input voltage SDA2, SCL2 VIH 5.5 V VCC x 2.2 V to 5.5 V 6
High-level input voltage EN VIH 5.5 V VCC x 2.2 V to 5.5 V 6
Low-level input voltage SDA2, SCL2 VIL 0.4 V VCC x 2.2 V to 5.5 V 6
Difference between low-level output and low-level input voltage VOL − VIL 90 140 mV VOL at IOL = 1 mA 6
Quiescent supply current for VREF1 ICC1 1.5 5 μA Both channels low; VREF1 = 0.8 V 6
Quiescent supply current for VREF1 ICC1 10 20 μA Both channels low; VREF1 = 5.5 V 6
Quiescent supply current, output low level ICC2 9 15 mA Output Low Level, VCC x 2.2 V to 5.5 V 6
Quiescent supply current, output high level ICC2 1.2 5 mA Output High Level 6
Input leakage current SDA2, SCL2 II -1 1 μA VI = VREF2, VCC x 2.2 V to 5.5 V 6
Input leakage current SDA1, SCL1 II -1 1 μA VI = VREF1 6
Input leakage current EN II -1 1 μA VI = VREF2 6
Input leakage current EN II -18 -7 μA VI = 0.2 V 6
Propagation delay SDA2/SCL2 to SDA1/SCL1 (tPLH) tPLH 80 150 ns 7
Propagation delay SDA1/SCL1 to SDA2/SCL2 (tPLH) tPLH 85 150 ns VREF2 = 2.2 to 5.5 V 7
Propagation delay SDA2/SCL2 to SDA1/SCL1 (tPHL) tPHL 55 100 ns 7
Propagation delay SDA1/SCL1 to SDA2/SCL2 (tPHL) tPHL 90 150 ns 7
Transition time, 2 side (rising) tTLH 90 150 ns 2 side, 30% Level 70% Level 7
Transition time, 1 side (rising) tTLH 75 100 ns 1 side 7
Transition time, 2 side (falling) tTHL 10 30 ns 2 side, 70% Level 30% Level 7
Transition time, 1 side (falling) tTHL 10 30 ns 1 side 7

CAD (KiCad official)

  • Symbol: TPT29617A-VS1R
  • Footprint: Package_SO:MSOP-8_3x3mm_P0.65mm
  • 3D model: MSOP-8 (KiCad packages3D, STEP)
  • 3D model files: tpt29617a-vs1r-etched.step / tpt29617a-vs1r-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tpt29617a-vs1r.step / tpt29617a-vs1r.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: 3PEAK datasheet (19 pp, sha256 505b190e520828b3, retrieved 2026-10-16, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF