main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 13d ago
viewers tpsi4214ddy-t1-ge3: viewers · Ray 13d ago
package.json Publish 0.1.0 · Ray 13d ago
page.json Set visibility: public · Ray 13d ago
README.md Publish 0.1.0 · Ray 13d ago
tpsi4214ddy-t1-ge3-etched.glb Publish 0.1.0 · Ray 13d ago
tpsi4214ddy-t1-ge3-etched.step tpsi4214ddy-t1-ge3: factory component page (tier=lcsc) · Ray 13d ago
tpsi4214ddy-t1-ge3-hero.glb tpsi4214ddy-t1-ge3: hero GLB from the etched model (keeps the MPN mark) · Ray 13d ago
tpsi4214ddy-t1-ge3-hero.overlay.json Publish 0.1.0 · Ray 13d ago
tpsi4214ddy-t1-ge3.glb Publish 0.1.0 · Ray 13d ago
tpsi4214ddy-t1-ge3.kicad_mod Publish 0.1.0 · Ray 13d ago
tpsi4214ddy-t1-ge3.kicad_sym Publish 0.1.0 · Ray 13d ago
tpsi4214ddy-t1-ge3.lbr Publish 0.1.0 · Ray 13d ago
tpsi4214ddy-t1-ge3.step Publish 0.1.0 · Ray 13d ago

TPSI4214DDY-T1-GE3

TECH PUBLIC · MOSFETs · SOP-8

TPSI4214DDY-T1-GE3 from TECH PUBLIC, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S1 passive Source of MOSFET 1 (N-channel), connected to the S1 terminal in the schematic.
2 G1 passive Gate of MOSFET 1, with a gate-source voltage rating of ±20 V and a threshold of 1 V to 3 V.
3 S2 passive Source of MOSFET 2 (N-channel), connected to the S2 terminal in the schematic.
4 G2 passive Gate of MOSFET 2, with a gate-source voltage rating of ±20 V and a threshold of 1 V to 3 V.
5 D2 passive Drain of MOSFET 2, tied to pin 6, with a drain-source voltage rating of 30 V.
6 D2 passive Drain of MOSFET 2, tied to pin 5, with a continuous drain current of 10 A at TA=25°C.
7 D1 passive Drain of MOSFET 1, tied to pin 8, with a drain-source voltage rating of 30 V.
8 D1 passive Drain of MOSFET 1, tied to pin 7, with a continuous drain current of 10 A at TA=25°C.

Key specifications

Parameter Value
Manufacturer TECH PUBLIC
Package SOP-8
Category Transistors/Thyristors
Pins 8

CAD (KiCad official)

  • Symbol: TPSI4214DDY-T1-GE3
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: tpsi4214ddy-t1-ge3-etched.step / tpsi4214ddy-t1-ge3-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tpsi4214ddy-t1-ge3.step / tpsi4214ddy-t1-ge3.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TECH PUBLIC datasheet (5 pp, sha256 f6f287a463662c42, retrieved 2026-10-27, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF