Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS92692QPWPRQ1

Texas Instruments · LED Drivers · HTSSOP-20-EP

TPS92692QPWPRQ1 from Texas Instruments, in a HTSSOP-20-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VIN power_in Input supply for internal regulators (4.5 V to 65 V operating range); bypass with 10-Ω series resistor and 10-nF capacitor to GND.
2 VREF power_in VREF (5 V) bias supply pin; locally decouple to GND using 2.2-μF to 4.7-μF ceramic capacitor located close to controller.
3 FLT output Open-drain fault indicator (active low) for overvoltage, undervoltage, overcurrent (14 × V(CSP-CSN) > 1.5 × VIADJ), or switch current limit (VIS > 250 mV) conditions.
4 SS input Soft-start programming pin; connect capacitor to GND to extend startup time or short to GND to disable switching.
5 DM input Spread spectrum modulation frequency (fm) programming pin; connect capacitor to GND to set modulating frequency or directly to GND to disable spread spectrum.
6 RT input Oscillator frequency programming pin (80 kHz to 800 kHz); connect resistor to GND to set switching frequency or couple external clock via 100-nF capacitor for synchronization.
7 COMP output Transconductance error amplifier output; connect compensation network (resistor and capacitor) to achieve desired closed-loop response.
8 IMON output LED current report pin with output relationship VIMON = 14 × ILED × RCS; bypass with 1-nF ceramic capacitor to GND.
9 IADJ input LED current reference input with analog dimming range 140 mV to 2.25 V or connect to VCC via 100-kΩ resistor to set internal reference to 2.42 V and current sense threshold to 170.7 mV.
10 DIM/PWM input External analog (1 V to 3 V) or direct PWM dimming input setting LED current duty cycle 0% to 100%; connect to VREF when unused.
11 RAMP input PWM generator frequency programming input (100 Hz to 2000 Hz); connect capacitor to GND to set ramp frequency or 249-kΩ resistor to GND to disable PWM generator.
12 PDRV output Series dimming P-channel FET gate driver output (maximum ±50 mA pulsed <10 μs); connect to external P-channel MOSFET gate for PWM dimming and fault disconnect.
13 CSN input Current sense amplifier negative input (−); connect directly to negative node of LED current sense resistor RCS.
14 CSP input Current sense amplifier positive input (+) with maximum ±0.3 V differential to CSN; connect directly to positive node of LED current sense resistor RCS.
15 OV input Output voltage monitoring input; connect resistor divider from output voltage to GND to set overvoltage (>1.228 V) and undervoltage (<100 mV) protection thresholds.
16 SLOPE input Slope compensation ramp input; connect resistor to GND to set desired slope compensation based on inductor value and input/output voltages.
17 GND power_in Analog and power ground connection pin; connect to circuit ground and thermal pad via multiple vias for proper heat dissipation and return path.
18 IS input Switch current sense input; connect to switch sense resistor RIS to set current limit threshold based on internal 250 mV reference.
19 GATE output N-channel MOSFET gate driver output (maximum ±500 mA pulsed <20 ns); connect to gate of external main switching N-channel MOSFET.
20 VCC power_in VCC (7.5 V) bias supply pin; locally decouple to GND using 2.2-μF to 4.7-μF ceramic capacitor located close to controller.
21 PAD passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package HTSSOP-20-EP
Category LED Drivers
Pins 21

CAD (KiCad official)

  • Symbol: TPS92692QPWPRQ1
  • Footprint: Package_SO:TSSOP-20-1EP_4.4x6.5mm_P0.65mm_EP2.15x3.35mm
  • 3D model: HTSSOP-20-EP, generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 1.2 mm nominal TSSOP height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
  • 3D model files: tps92692qpwprq1-etched.step / tps92692qpwprq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps92692qpwprq1.step / tps92692qpwprq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (58 pp, sha256 b30af0922984f2b6, retrieved 2026-10-06, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF