main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 23h ago
viewers tps92210dr: viewers · Ray 23h ago
package.json tps92210dr: LCSC part number C523750 (was published as the bare integer) · Ray 6h ago
page.json tps92210dr: LCSC part number C523750 (was published as the bare integer) · Ray 6h ago
README.md Initial commit: component/tps92210dr · Ray 23h ago
tps92210dr-etched.glb tps92210dr: factory component page (tier=mfr) · Ray 23h ago
tps92210dr-etched.step tps92210dr: factory component page (tier=mfr) · Ray 23h ago
tps92210dr-hero.glb Publish 0.1.0 · Ray 23h ago
tps92210dr-hero.overlay.json Publish 0.1.0 · Ray 23h ago
tps92210dr.glb Publish 0.1.0 · Ray 23h ago
tps92210dr.kicad_mod Publish 0.1.0 · Ray 23h ago
tps92210dr.kicad_sym Publish 0.1.0 · Ray 23h ago
tps92210dr.lbr Publish 0.1.0 · Ray 23h ago
tps92210dr.step Publish 0.1.0 · Ray 23h ago

TPS92210DR

Texas Instruments · LED Drivers · SOIC-8

TPS92210DR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 FB input Regulated at 0.7V to detect input current (IFB) commanding operating mode, connecting to opto-coupler emitter for peak-current control or receiving constant current for on-time programming.
2 TZE input Detects transformer demagnetization via resistive divider from primary-side auxiliary winding for valley switching operation, with divider ratio also programming output overvoltage protection (OVP).
3 PCL input Programs peak primary inductor current threshold by connecting resistor to GND, with current sensed through internal MOSFET RDS(on).
4 OTM input Internally regulated at 3V to program cascode on-time via resistor to GND, with impedance determining fault response (latch-off or shutdown/retry) to overload or brownout conditions.
5 VCG power_out Provides regulated gate bias voltage for external cascode MOSFET requiring 0.1-µF ceramic capacitor to GND placed close to external MOSFET, and supplies start-up bias through resistor to bulk voltage.
6 DRN output Drain of internal low-voltage power MOSFET carrying peak primary inductor current (IPEAK(pri)), connected to source of external cascode MOSFET.
7 GND power_in Current return terminal carrying full drain current IDRN (equal to IPEAK(pri)) plus bias supply current (IVDD) and gate voltage current (IVCG).
8 VDD power_in Bias supply pin from external source or auxiliary winding with 0.1-µF ceramic capacitor to GND; enables and disables device functions via UVLO circuit.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category LED Drivers
Pins 8

CAD (KiCad official)

  • Symbol: TPS92210DR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: tps92210dr-etched.step / tps92210dr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps92210dr.step / tps92210dr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (32 pp, sha256 6136e0257492792b, retrieved 2026-10-06, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF