component
TPS92210DR
Public Made by Adomby adom
Texas Instruments LED Drivers, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+44@@ -0,0 +1,44 @@+# TPS92210DR++**Texas Instruments** · LED Drivers · SOIC-8++TPS92210DR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | FB | input | Regulated at 0.7V to detect input current (IFB) commanding operating mode, connecting to opto-coupler emitter for peak-current control or receiving constant current for on-time programming. |+| 2 | TZE | input | Detects transformer demagnetization via resistive divider from primary-side auxiliary winding for valley switching operation, with divider ratio also programming output overvoltage protection (OVP). |+| 3 | PCL | input | Programs peak primary inductor current threshold by connecting resistor to GND, with current sensed through internal MOSFET RDS(on). |+| 4 | OTM | input | Internally regulated at 3V to program cascode on-time via resistor to GND, with impedance determining fault response (latch-off or shutdown/retry) to overload or brownout conditions. |+| 5 | VCG | power_out | Provides regulated gate bias voltage for external cascode MOSFET requiring 0.1-µF ceramic capacitor to GND placed close to external MOSFET, and supplies start-up bias through resistor to bulk voltage. |+| 6 | DRN | output | Drain of internal low-voltage power MOSFET carrying peak primary inductor current (IPEAK(pri)), connected to source of external cascode MOSFET. |+| 7 | GND | power_in | Current return terminal carrying full drain current IDRN (equal to IPEAK(pri)) plus bias supply current (IVDD) and gate voltage current (IVCG). |+| 8 | VDD | power_in | Bias supply pin from external source or auxiliary winding with 0.1-µF ceramic capacitor to GND; enables and disables device functions via UVLO circuit. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | SOIC-8 |+| Category | LED Drivers |+| Pins | 8 |++## CAD (KiCad official)++- Symbol: `TPS92210DR`+- Footprint: `Package_SO:SOIC-8_3.9x4.9mm_P1.27mm`+- 3D model: SOIC-8 (KiCad packages3D, STEP)+- 3D model files: `tps92210dr-etched.step` / `tps92210dr-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `tps92210dr.step` / `tps92210dr.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/lit/ds/symlink/tps92210.pdf) (32 pp, sha256 `6136e0257492792b`, retrieved 2026-10-06, tier: manufacturer)+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-4-5-20251001` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/tps92210dr-datasheet.pdf)
page.jsonadded+158@@ -0,0 +1,158 @@+{+ "slug": "tps92210dr",+ "version": "0.1.0",+ "type": "component",+ "description": "Texas Instruments LED Drivers, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "led drivers",+ "tps92210dr",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "tps92210dr.kicad_sym",+ "tps92210dr.kicad_mod",+ "tps92210dr.glb",+ "tps92210dr.step",+ "tps92210dr.lbr",+ "docs/hero.png",+ "docs/tps92210dr-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html",+ "tps92210dr-hero.glb",+ "tps92210dr-hero.overlay.json"+ ],+ "component": {+ "mpn": "TPS92210DR",+ "manufacturer": "Texas Instruments",+ "package": "SOIC-8",+ "pin_count": 8,+ "category": "LED Drivers",+ "subcategory": "LED Drivers",+ "datasheet": "https://www.ti.com/lit/ds/symlink/tps92210.pdf",+ "parts": {+ "symbol": "tps92210dr.kicad_sym",+ "footprint": "tps92210dr.kicad_mod",+ "model_3d": "tps92210dr-hero.glb",+ "model_3d_plain": "tps92210dr.glb",+ "model_3d_step": "tps92210dr-etched.step",+ "model_3d_step_plain": "tps92210dr.step",+ "lbr": "tps92210dr.lbr"+ },+ "distributor_links": {+ "lcsc": 523750,+ "digikey": "296-25782-2-ND",+ "mouser": "595-TPS92210DR"+ },+ "distributor_check": {+ "checked_at": "2026-10-06T01:03:13Z",+ "source": "Component Ocean /api/assign-pns",+ "digikey": {+ "pn": "296-25782-2-ND",+ "status": "found",+ "lifecycle": "Active"+ },+ "mouser": {+ "pn": "595-TPS92210DR",+ "status": "found"+ }+ },+ "pins": [+ {+ "number": "1",+ "name": "FB",+ "type": "input",+ "description": "Regulated at 0.7V to detect input current (IFB) commanding operating mode, connecting to opto-coupler emitter for peak-current control or receiving constant current for on-time programming."+ },+ {+ "number": "2",+ "name": "TZE",+ "type": "input",+ "description": "Detects transformer demagnetization via resistive divider from primary-side auxiliary winding for valley switching operation, with divider ratio also programming output overvoltage protection (OVP)."+ },+ {+ "number": "3",+ "name": "PCL",+ "type": "input",+ "description": "Programs peak primary inductor current threshold by connecting resistor to GND, with current sensed through internal MOSFET RDS(on)."+ },+ {+ "number": "4",+ "name": "OTM",+ "type": "input",+ "description": "Internally regulated at 3V to program cascode on-time via resistor to GND, with impedance determining fault response (latch-off or shutdown/retry) to overload or brownout conditions."+ },+ {+ "number": "5",+ "name": "VCG",+ "type": "power_out",+ "description": "Provides regulated gate bias voltage for external cascode MOSFET requiring 0.1-µF ceramic capacitor to GND placed close to external MOSFET, and supplies start-up bias through resistor to bulk voltage."+ },+ {+ "number": "6",+ "name": "DRN",+ "type": "output",+ "description": "Drain of internal low-voltage power MOSFET carrying peak primary inductor current (IPEAK(pri)), connected to source of external cascode MOSFET."+ },+ {+ "number": "7",+ "name": "GND",+ "type": "power_in",+ "description": "Current return terminal carrying full drain current IDRN (equal to IPEAK(pri)) plus bias supply current (IVDD) and gate voltage current (IVCG)."+ },+ {+ "number": "8",+ "name": "VDD",+ "type": "power_in",+ "description": "Bias supply pin from external source or auxiliary winding with 0.1-µF ceramic capacitor to GND; enables and disables device functions via UVLO circuit."+ }+ ],+ "provenance": {+ "extractor": "extract_pins 0.3",+ "factory_chain": {+ "factory": "2.0.0",+ "extractor": "extract_pins 0.3",+ "primary_model": "claude-haiku-4-5-20251001",+ "primary_mode": "text",+ "consensus_model": "claude-sonnet-5-5",+ "consensus": "agreed",+ "guards": "pin_guards 0.1: passed",+ "guard_notes": [],+ "pages_sent": 10,+ "cost_usd": 0.1215,+ "at": "2026-10-06T01:02:59"+ },+ "datasheet": {+ "url": "https://www.ti.com/lit/ds/symlink/tps92210.pdf",+ "pages": 32,+ "sha256": "6136e0257492792b",+ "source_tier": "mfr"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 8,+ "described": 8,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ }+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}