Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS7B8633QDDARQ1

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SO-8

TPS7B8633QDDARQ1 from Texas Instruments, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT output Regulated 3.3 V output voltage pin; capacitor (2.2 µF to 220 µF) required between OUT and GND to ensure stability.
2 FB/NC unconnected No connection pin (NC) for fixed output 3.3 V version; may be left floating or connected to GND.
3 NC unconnected No internal connection; pin may be left floating or connected to GND for optimal thermal performance.
4 NC unconnected No internal connection; pin may be left floating or connected to GND for optimal thermal performance.
5 GND power_in Ground pin; must be connected to thermal pad with low impedance connection.
6 NC unconnected No internal connection; pin may be left floating or connected to GND for optimal thermal performance.
7 EN input Enable pin; device disabled when enable voltage is below VIL (0.7 V); do not leave floating as pin has high impedance.
8 IN power_in Input power supply voltage pin (3 V to 40 V); capacitor (0.1 µF to 1 µF) required between IN and GND for optimal transient response.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SO-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: TPS7B8633QDDARQ1
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SO-8 (KiCad packages3D, STEP)
  • 3D model files: tps7b8633qddarq1-etched.step / tps7b8633qddarq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps7b8633qddarq1.step / tps7b8633qddarq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (50 pp, sha256 0baf626088ed686a, retrieved 2026-09-24, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF