component

TPS7A8300ARGRT

Public Made by Adom

by adom

Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, VQFN-20-EP(3.5x3.5). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)tps7a8300argrtfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers tps7a8300argrt: viewers · Ray 1d ago
package.json Publish 0.1.0 · Ray 1d ago
page.json Set visibility: public · Ray 1d ago
README.md Initial commit: component/tps7a8300argrt · Ray 1d ago
tps7a8300argrt-etched.glb tps7a8300argrt: factory component page (tier=lcsc) · Ray 1d ago
tps7a8300argrt-etched.step tps7a8300argrt: factory component page (tier=lcsc) · Ray 1d ago
tps7a8300argrt-hero.glb Publish 0.1.0 · Ray 1d ago
tps7a8300argrt-hero.overlay.json Publish 0.1.0 · Ray 1d ago
tps7a8300argrt.glb Publish 0.1.0 · Ray 1d ago
tps7a8300argrt.kicad_mod Publish 0.1.0 · Ray 1d ago
tps7a8300argrt.kicad_sym Publish 0.1.0 · Ray 1d ago
tps7a8300argrt.lbr Publish 0.1.0 · Ray 1d ago
tps7a8300argrt.step Publish 0.1.0 · Ray 1d ago

TPS7A8300ARGRT

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · VQFN-20-EP(3.5x3.5)

TPS7A8300ARGRT from Texas Instruments, in a VQFN-20-EP(3.5x3.5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT output Regulated output pin; requires 47µF or larger ceramic capacitor to ground for stability.
2 SNS input Output voltage sense input pin; connect to load-side output trace only if ANY-OUT feature is used.
3 FB input Feedback input to error amplifier; optional 10nF feed-forward capacitor from FB to OUT maximizes AC performance.
4 PG output Active-high open-drain power-good output; requires 10-100kΩ pull-up resistor.
5 50mV input ANY-OUT voltage setting pin; connect to GND, SNS, or leave floating to set output with 50mV resolution.
6 100mV input ANY-OUT voltage setting pin; connect to GND, SNS, or leave floating to set output with 100mV resolution.
7 200mV input ANY-OUT voltage setting pin; connect to GND, SNS, or leave floating to set output with 200mV resolution.
8 GND power_in Ground pin; connect to ground plane, thermal pad, and pin 18 with low-impedance connection.
9 400mV input ANY-OUT voltage setting pin; connect to GND, SNS, or leave floating to set output with 400mV resolution.
10 800mV input ANY-OUT voltage setting pin; connect to GND, SNS, or leave floating to set output with 800mV resolution.
11 1.6V input ANY-OUT voltage setting pin for TPS7A8300A; connect to GND, SNS, or leave floating for 1.6V resolution.
12 BIAS power_in Bias supply voltage input (3.0V to 6.5V); enables low-input, low-output operation; requires 1µF minimum capacitor to ground.
13 NR/SS passive Noise-reduction and soft-start pin; connect 10nF or larger capacitor to ground to reduce reference noise and enable soft-start.
14 EN input Enable control input; drive to logic high to enable device, logic low to disable; connect to IN or BIAS if not required.
15 IN power_in Input supply voltage (1.1V to 6.5V); requires 10µF or larger ceramic capacitor to ground.
16 IN power_in Input supply voltage; paralleled with pins 15 and 17 for improved current distribution.
17 IN power_in Input supply voltage; paralleled with pins 15 and 16 for improved current distribution.
18 GND power_in Ground pin; connect to ground plane, thermal pad, and pin 8 with low-impedance connection.
19 OUT output Regulated output pin; paralleled with pins 1 and 20 for improved current distribution to load.
20 OUT output Regulated output pin; paralleled with pins 1 and 19 for improved current distribution to load.
21 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-20-EP(3.5x3.5)
Category Power Management (PMIC)
Pins 21

CAD (KiCad official)

  • Symbol: TPS7A8300ARGRT
  • Footprint: Package_DFN_QFN:QFN-20-1EP_3.5x3.5mm_P0.5mm_EP2x2mm
  • 3D model: VQFN-20-EP(3.5x3.5), generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 0.9 mm nominal QFN height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
  • 3D model files: tps7a8300argrt-etched.step / tps7a8300argrt-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps7a8300argrt.step / tps7a8300argrt.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (63 pp, sha256 4b23b1f5239092dc, retrieved 2026-10-07, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF