Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS7A7200RGTR

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · VQFN-16-EP(3x3)

TPS7A7200RGTR from Texas Instruments, in a VQFN-16-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SNS input Output voltage sense input pin connected to error amplifier.
2 FB input Output voltage feedback pin connected to error amplifier; requires 220-pF capacitor from pin to OUT.
3 PG output Active-high power-good open-drain output indicating when output voltage reaches 90% of target.
4 50mV input Output voltage setting pin; connect to ground to increase output voltage by 50 mV or leave floating.
5 100mV input Output voltage setting pin; connect to ground to increase output voltage by 100 mV or leave floating.
6 200mV input Output voltage setting pin; connect to ground to increase output voltage by 200 mV or leave floating.
7 GND power_in Ground pin.
8 400mV input Output voltage setting pin; connect to ground to increase output voltage by 400 mV or leave floating.
9 800mV input Output voltage setting pin; connect to ground to increase output voltage by 800 mV or leave floating.
10 1.6V input Output voltage setting pin; connect to ground to increase output voltage by 1.6 V or leave floating.
11 SS input Soft-start pin; leave open for default soft-start or connect capacitor to ground to enable RC-delay timing with integrated 50-kΩ resistor.
12 EN input Enable pin; drive high to enable device or low to disable device.
13 IN power_in Unregulated input supply pin; connect input capacitor; operates from 1.425 V to 6.5 V.
14 IN power_in Unregulated input supply pin; connect input capacitor; operates from 1.425 V to 6.5 V.
15 OUT power_out Regulated output pin; minimum 4.7-μF capacitance required for stability; supplies up to 2 A.
16 OUT power_out Regulated output pin; minimum 4.7-μF capacitance required for stability; supplies up to 2 A.
17 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-16-EP(3x3)
Category Power Management (PMIC)
Pins 17

CAD (KiCad official)

  • Symbol: TPS7A7200RGTR
  • Footprint: Package_DFN_QFN:QFN-16-1EP_3x3mm_P0.5mm_EP1.7x1.7mm
  • 3D model: VQFN-16-EP(3x3) (KiCad packages3D, STEP)
  • 3D model files: tps7a7200rgtr-etched.step / tps7a7200rgtr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps7a7200rgtr.step / tps7a7200rgtr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (45 pp, sha256 02a39262543199db, retrieved 2026-09-23, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF