Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS7A4701RGWR

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · VQFN-20-EP(5x5)

TPS7A4701RGWR from Texas Instruments, in a VQFN-20-EP(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT output Regulator output requiring minimum capacitor 10µF connected between pin and ground with 47µF ceramic recommended close to device.
2 NC unconnected No-connect pin that can be left floating or connected to any voltage between GND and IN.
3 SENSE/FB input Error amplifier input (TPS7A4701 only) serving as SENSE pin in ANY-OUT mode (must connect to OUT) or FB pin in adjustable mode; connect to load point to maximize accuracy.
4 6P4V2 input ANY-OUT programming input that adds 6.4V to 1.4V base voltage when connected to GND; must not connect any voltage other than GND; leave floating if unused.
5 6P4V1 input ANY-OUT programming input that adds 6.4V to 1.4V base voltage when connected to GND; must not connect any voltage other than GND; leave floating if unused.
6 3P2V input ANY-OUT programming input that adds 3.2V to 1.4V base voltage when connected to GND; must not connect any voltage other than GND; leave floating if unused.
7 GND power_in Ground reference connection for power and signal circuits.
8 1P6V input ANY-OUT programming input that adds 1.6V to 1.4V base voltage when connected to GND; must not connect any voltage other than GND; leave floating if unused.
9 0P8V input ANY-OUT programming input that adds 0.8V to 1.4V base voltage when connected to GND; must not connect any voltage other than GND; leave floating if unused.
10 0P4V input ANY-OUT programming input that adds 0.4V to 1.4V base voltage when connected to GND; must not connect any voltage other than GND; leave floating if unused.
11 0P2V input ANY-OUT programming input that adds 0.2V to 1.4V base voltage when connected to GND; must not connect any voltage other than GND; leave floating if unused.
12 0P1V input ANY-OUT programming input that adds 0.1V to 1.4V base voltage when connected to GND; must not connect any voltage other than GND; leave floating if unused.
13 EN input Enable input that activates device when voltage exceeds VEN(HI) maximum enable voltage; connect to IN if enable function not required.
14 NR passive Noise reduction pin requiring minimum capacitor 10nF connected between pin and ground for stability with 1µF ceramic recommended for best AC performance.
15 IN power_in Input power supply pin requiring minimum capacitor 1µF connected between pin and ground with 10µF ceramic recommended close to device for stability.
16 IN power_in Input power supply pin requiring minimum capacitor 1µF connected between pin and ground with 10µF ceramic recommended close to device for stability.
17 NC unconnected No-connect pin that can be left floating or connected to any voltage between GND and IN.
18 NC unconnected No-connect pin that can be left floating or connected to any voltage between GND and IN.
19 NC unconnected No-connect pin that can be left floating or connected to any voltage between GND and IN.
20 OUT output Regulator output requiring minimum capacitor 10µF connected between pin and ground with 47µF ceramic recommended close to device.
21 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-20-EP(5x5)
Category Power Management (PMIC)
Pins 21

CAD (KiCad official)

  • Symbol: TPS7A4701RGWR
  • Footprint: Package_DFN_QFN:QFN-20-1EP_5x5mm_P0.65mm_EP3.35x3.35mm
  • 3D model: VQFN-20-EP(5x5) (KiCad packages3D, STEP)
  • 3D model files: tps7a4701rgwr-etched.step / tps7a4701rgwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps7a4701rgwr.step / tps7a4701rgwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (31 pp, sha256 8abb7994a91c0d4e, retrieved 2026-09-22, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF