Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS7A4701QRGWRQ1

Texas Instruments · Linear Voltage Regulators (LDO) · VQFN-20-EP(5x5)

TPS7A4701QRGWRQ1 from Texas Instruments, in a VQFN-20-EP(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT power_out Regulator output pin; requires a capacitor ≥10 µF to ground for stability, with 47-µF ceramic capacitor highly recommended.
2 NC unconnected No connect pin; can be left open or tied to any voltage between GND and IN.
3 SENSE/FB input Control-loop error amplifier input; serves as SENSE pin in ANY-OUT mode (connect to OUT) or FB pin in adjustable mode with external resistors.
4 6P4V2 input Program pin for ANY-OUT mode; when connected to GND, adds 6.4 V to nominal output voltage; only GND connection allowed.
5 6P4V1 input Program pin for ANY-OUT mode; when connected to GND, adds 6.4 V to nominal output voltage; only GND connection allowed.
6 3P2V input Program pin for ANY-OUT mode; when connected to GND, adds 3.2 V to nominal output voltage; only GND connection allowed.
7 GND power_in Ground connection.
8 1P6V input Program pin for ANY-OUT mode; when connected to GND, adds 1.6 V to nominal output voltage; only GND connection allowed.
9 0P8V input Program pin for ANY-OUT mode; when connected to GND, adds 0.8 V to nominal output voltage; only GND connection allowed.
10 0P4V input Program pin for ANY-OUT mode; when connected to GND, adds 0.4 V to nominal output voltage; only GND connection allowed.
11 0P2V input Program pin for ANY-OUT mode; when connected to GND, adds 0.2 V to nominal output voltage; only GND connection allowed.
12 0P1V input Program pin for ANY-OUT mode; when connected to GND, adds 0.1 V to nominal output voltage; only GND connection allowed.
13 EN input Enable pin; device is enabled when voltage on this pin exceeds VEN(HI), can be tied to IN if independent enable control is not required.
14 NR passive Noise-reduction pin; requires capacitor ≥10 nF to GND for stability, 1-µF recommended to maximize ac performance and minimize output noise.
15 IN power_in Input supply pin; requires capacitor ≥1 µF to ground for stability, 10-µF recommended to reduce PCB layout sensitivity.
16 IN power_in Input supply pin; requires capacitor ≥1 µF to ground for stability, 10-µF recommended to reduce PCB layout sensitivity.
17 NC unconnected No connect pin; can be left open or tied to any voltage between GND and IN.
18 NC unconnected No connect pin; can be left open or tied to any voltage between GND and IN.
19 NC unconnected No connect pin; can be left open or tied to any voltage between GND and IN.
20 OUT power_out Regulator output pin; requires a capacitor ≥10 µF to ground for stability, with 47-µF ceramic capacitor highly recommended.
21 PowerPAD passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-20-EP(5x5)
Category Power Supply Chip
Pins 21

CAD (KiCad official)

  • Symbol: TPS7A4701QRGWRQ1
  • Footprint: Package_DFN_QFN:QFN-20-1EP_5x5mm_P0.65mm_EP3.35x3.35mm
  • 3D model: VQFN-20-EP(5x5) (KiCad packages3D, STEP)
  • 3D model files: tps7a4701qrgwrq1-etched.step / tps7a4701qrgwrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps7a4701qrgwrq1.step / tps7a4701qrgwrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (31 pp, sha256 e90305f495dd4c68, retrieved 2026-09-26, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF