component
TPS7A4700RGWT
Public Made by Adomby adom
Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, VQFN-20-EP(5x5). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownTPS7A4700RGWT
Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · VQFN-20-EP(5x5)
TPS7A4700RGWT from Texas Instruments, in a VQFN-20-EP(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OUT | output | Regulated output; connect ≥10µF capacitor to ground for stability with 47µF ceramic capacitor recommended for optimal AC performance. |
| 2 | NC | unconnected | No connect; can be left floating or connected to any voltage between GND and IN. |
| 3 | SENSE | input | Sense pin for control loop error amplifier; must be connected to OUT for stability; recommend connecting to load point for best accuracy. |
| 4 | 6P4V2 | input | Output voltage programming pin; when connected to GND adds 6.4V to nominal output voltage; do not connect voltages other than GND. |
| 5 | 6P4V1 | input | Output voltage programming pin; when connected to GND adds 6.4V to nominal output voltage; do not connect voltages other than GND. |
| 6 | 3P2V | input | Output voltage programming pin; when connected to GND adds 3.2V to nominal output voltage; do not connect voltages other than GND. |
| 7 | GND | power_in | Ground connection. |
| 8 | 1P6V | input | Output voltage programming pin; when connected to GND adds 1.6V to nominal output voltage; do not connect voltages other than GND. |
| 9 | 0P8V | input | Output voltage programming pin; when connected to GND adds 0.8V to nominal output voltage; do not connect voltages other than GND. |
| 10 | 0P4V | input | Output voltage programming pin; when connected to GND adds 0.4V to nominal output voltage; do not connect voltages other than GND. |
| 11 | 0P2V | input | Output voltage programming pin; when connected to GND adds 0.2V to nominal output voltage; do not connect voltages other than GND. |
| 12 | 0P1V | input | Output voltage programming pin; when connected to GND adds 0.1V to nominal output voltage; do not connect voltages other than GND. |
| 13 | EN | input | Enable pin; device is enabled when voltage exceeds maximum enable threshold VEN(HI) (2.0V typical); connect to IN if independent enable control not needed. |
| 14 | NR | passive | Noise reduction pin with ≥10nF capacitor to ground required for stability and 1µF capacitor recommended for optimal AC performance. |
| 15 | IN | power_in | Input power supply (3V to 36V) requiring ≥1µF capacitor to ground for stability with 10µF capacitor recommended to reduce PCB layout sensitivity. |
| 16 | IN | power_in | Input power supply (3V to 36V) requiring ≥1µF capacitor to ground for stability with 10µF capacitor recommended to reduce PCB layout sensitivity. |
| 17 | NC | unconnected | No connect; can be left floating or connected to any voltage between GND and IN. |
| 18 | NC | unconnected | No connect; can be left floating or connected to any voltage between GND and IN. |
| 19 | NC | unconnected | No connect; can be left floating or connected to any voltage between GND and IN. |
| 20 | OUT | output | Regulated output; connect ≥10µF capacitor to ground for stability with 47µF ceramic capacitor recommended for optimal AC performance. |
| 21 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | VQFN-20-EP(5x5) |
| Category | Power Management (PMIC) |
| Pins | 21 |
CAD (KiCad official)
- Symbol:
TPS7A4700RGWT - Footprint:
Package_DFN_QFN:QFN-20-1EP_5x5mm_P0.65mm_EP3.35x3.35mm - 3D model: VQFN-20-EP(5x5) (KiCad packages3D, STEP)
- 3D model files:
tps7a4700rgwt-etched.step/tps7a4700rgwt-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps7a4700rgwt.step/tps7a4700rgwt.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (31 pp, sha256
8abb7994a91c0d4e, retrieved 2026-09-23, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).