main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 3d ago
viewers tps7a4333dgqr: viewers · Ray 3d ago
package.json tps7a4333dgqr: LCSC part number C6719130 (was published as the bare integer) · Ray 7h ago
page.json tps7a4333dgqr: LCSC part number C6719130 (was published as the bare integer) · Ray 7h ago
README.md Initial commit: component/tps7a4333dgqr · Ray 3d ago
tps7a4333dgqr-etched.glb tps7a4333dgqr: factory component page (tier=lcsc) · Ray 3d ago
tps7a4333dgqr-etched.step tps7a4333dgqr: factory component page (tier=lcsc) · Ray 3d ago
tps7a4333dgqr-hero.glb Publish 0.1.0 · Ray 3d ago
tps7a4333dgqr-hero.overlay.json Publish 0.1.0 · Ray 3d ago
tps7a4333dgqr.glb Publish 0.1.0 · Ray 3d ago
tps7a4333dgqr.kicad_mod Publish 0.1.0 · Ray 3d ago
tps7a4333dgqr.kicad_sym Publish 0.1.0 · Ray 3d ago
tps7a4333dgqr.lbr Publish 0.1.0 · Ray 3d ago
tps7a4333dgqr.step Publish 0.1.0 · Ray 3d ago

TPS7A4333DGQR

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · MSOP-10

TPS7A4333DGQR from Texas Instruments, in a MSOP-10. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT output Regulated output pin (fixed 3.3 V) requiring 1 to 2.2 μF capacitor to ground for stability.
2 NC unconnected No internal connection; can be left floating or tied to GND plane.
3 PG output Open-drain power-good output indicating when output voltage reaches VIT(PG, RISING).
4 MVSEL1 input MID_OUT voltage-select pin; must be tied to GND if not used to set VMID_OUT.
5 GND power_in Ground pin.
6 EN input Precision enable input with internal pullup current source; high enables device, low disables device.
7 MVSEL2 input MID_OUT voltage-select pin; must be tied to GND if not used to set VMID_OUT.
8 MID_OUT output Intermediate rail output (10 V, 12 V, or 15 V selectable via MVSEL pins) requiring 3 × COUT capacitor to ground for stability.
9 NC unconnected No internal connection; must remain floating for high voltage clearance between IN and MID_OUT pins.
10 IN power_in Input voltage pin (4 V to 85 V range) requiring 0.1 μF ceramic capacitor to ground.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package MSOP-10
Category Power Management (PMIC)
Pins 10

CAD (KiCad official)

  • Symbol: TPS7A4333DGQR
  • Footprint: Package_SO:MSOP-10_3x3mm_P0.5mm
  • 3D model: MSOP-10 (KiCad packages3D, STEP)
  • 3D model files: tps7a4333dgqr-etched.step / tps7a4333dgqr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps7a4333dgqr.step / tps7a4333dgqr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (37 pp, sha256 6ab8280bee821dc9, retrieved 2026-10-03, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF