Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS7A3501DRVR

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · WSON-6-EP(2x2)

TPS7A3501DRVR from Texas Instruments, in a WSON-6-EP(2x2). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IN power_in Input supply pin; a capacitor ≥ 10 µF must be tied from this pin to ground to assure stability, especially with long input traces or high source impedances.
2 EN input Enable pin; driving EN high turns on the device, driving it low turns it off, and EN must not be left floating (can be tied to IN if unused).
3 GND power_in Ground reference pin for the device.
4 NR passive Noise-reduction pin; a capacitor ≥ 10 nF (recommended 1 µF) from this pin to GND sets RMS noise performance and stability, and an external resistor from NR to GND or IN programs the input-to-output voltage drop.
5 SENSE input Control-loop error amplifier input that must be connected to OUT, recommended at the point of load for best accuracy.
6 OUT power_out Regulator output pin; a capacitor ≥ 10 µF must be tied from this pin to ground to assure stability.
7 PowerPAD power_in Exposed thermal/ground pad; connect to the ground plane for improved thermal performance.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WSON-6-EP(2x2)
Category Power Management (PMIC)
Pins 7

CAD (KiCad official)

  • Symbol: TPS7A3501DRVR
  • Footprint: Package_SON:WSON-6-1EP_2x2mm_P0.65mm_EP1x1.6mm
  • 3D model: WSON-6-EP(2x2) (KiCad packages3D, STEP)
  • 3D model files: tps7a3501drvr-etched.step / tps7a3501drvr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps7a3501drvr.step / tps7a3501drvr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (30 pp, sha256 365e7bc914b04cc2, retrieved 2026-09-23, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF