component
TPS7A2030PDBVR-HXY
Public Made by Adomby adom
HXY MOSFET Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-23-5L. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownTPS7A2030PDBVR-HXY
HXY MOSFET · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-5L
TPS7A2030PDBVR-HXY from HXY MOSFET, in a SOT-23-5L. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VIN | power_in | Regulator input supply, up to 6.5V operating input voltage (absolute maximum -0.3 to +8V), decoupled with a 10uF capacitor to ground. |
| 2 | GND | power_in | Ground reference for the regulator. |
| 3 | CE | input | ON/OFF control input; logic high is at least 1.5V and logic low is at most 0.4V at VIN=5.0V, and a low level turns the output off with fast discharge. |
| 4 | NC | unconnected | No connect pin with no internal function stated. |
| 5 | VOUT | power_out | Regulated output, 0.9V to 5.0V in 100mV steps, up to 300mA, with an output capacitor of at least 10uF placed close to the pin. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | HXY MOSFET |
| Package | SOT-23-5L |
| Category | Power Management (PMIC) |
| Pins | 5 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage | VIN | -0.3 | 8 | V | 2 | ||
| Storage temperature range | STG | -50 | 125 | °C | 2 | ||
| Operating temperature | TA | -40 | 85 | °C | 2 | ||
| Output voltage accuracy | -2 | 2 | % | 1 | |||
| Output voltage temperature coefficient | △Vout/(Ta·Vout) | -100 | 100 | Ppm/℃ | Iout=30mA; 0℃≤Ta≤70℃ | 3 | |
| Line regulation | △Vout1/(△Vin·Vout) | 0.05 | 0.2 | %/V | 4.3V≤Vin≤8V; Iout=10mA | 3 | |
| Load regulation | △Vout | 15 | 40 | mV | Vin=4.3V; 1.0mA≤Iout≤100mA | 3 | |
| Supply current | Iss | 10 | 15 | uA | 3 | ||
| Input voltage | Vin | 6.5 | V | 3 | |||
| EN logic high voltage | VENH | 1.5 | V | VIN=5.0V | 3 | ||
| EN logic low voltage | VENL | 0.4 | V | VIN=5.0V | 3 | ||
| Output capacitor (recommended minimum) | CL | 10 | uF | Connected as close as possible to VOUT and VSS pins | 4 | ||
| CE series resistor (recommended maximum) | 10 | K | Resistor added before CE pin | 4 | |||
| Thermal resistance, junction to ambient | θJA | 260 | °C/W | SOT-23-5L | 2 | ||
| Power dissipation | PW | 0.4 | W | SOT-23-5L | 2 |
CAD (KiCad official)
- Symbol:
TPS7A2030PDBVR-HXY - Footprint:
Package_TO_SOT_SMD:SOT-23-5 - 3D model: SOT-23-5L (KiCad packages3D, STEP)
- 3D model files:
tps7a2030pdbvr-hxy-etched.step/tps7a2030pdbvr-hxy-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps7a2030pdbvr-hxy.step/tps7a2030pdbvr-hxy.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: HXY MOSFET datasheet (6 pp, sha256
4fc0205a36602a7c, retrieved 2026-10-18, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text+vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).