component
TPS7A1601DRBR
Public Made by Adomby adom
Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SON-8-EP(3x3). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
TPS7A1601DRBR
Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SON-8-EP(3x3)
TPS7A1601DRBR from Texas Instruments, in a SON-8-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OUT | output | Regulator output pin; a capacitor ≥ 2.2 µF must be tied from this pin to ground to assure stability. |
| 2 | FB/DNC | input | For adjustable version TPS7A1601, feedback pin is input to control-loop error amplifier; for fixed versions, do not connect. |
| 3 | PG | tri_state | Power-good open collector output; leave open or connect to GND if power-good function is not needed. |
| 4 | GND | power_in | Ground pin. |
| 5 | EN | input | Enable pin that turns regulator on when VEN ≥ VEN_HI and off when VEN ≤ VEN_LO. |
| 6 | NC | unconnected | No-connect pin; can be left open or tied to any voltage between GND and IN. |
| 7 | DELAY | output | Delay pin; connect a capacitor to GND to adjust PG delay time, or leave open if reset function is not needed. |
| 8 | IN | power_in | Regulator input supply pin; a capacitor ≥ 0.1 µF must be tied from this pin to ground to assure stability. |
| 9 | PowerPAD | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SON-8-EP(3x3) |
| Category | Power Management (PMIC) |
| Pins | 9 |
CAD (KiCad official)
- Symbol:
TPS7A1601DRBR - Footprint:
Package_SON:WSON-8-1EP_3x3mm_P0.5mm_EP1.6x2.0mm - 3D model: SON-8-EP(3x3) (KiCad packages3D, STEP)
- 3D model files:
tps7a1601drbr-etched.step/tps7a1601drbr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps7a1601drbr.step/tps7a1601drbr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (37 pp, sha256
180ec3f485b2772b, retrieved 2026-10-03, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# TPS7A1601DRBR
**Texas Instruments** · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SON-8-EP(3x3)
TPS7A1601DRBR from Texas Instruments, in a SON-8-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OUT | output | Regulator output pin; a capacitor ≥ 2.2 µF must be tied from this pin to ground to assure stability. |
| 2 | FB/DNC | input | For adjustable version TPS7A1601, feedback pin is input to control-loop error amplifier; for fixed versions, do not connect. |
| 3 | PG | tri_state | Power-good open collector output; leave open or connect to GND if power-good function is not needed. |
| 4 | GND | power_in | Ground pin. |
| 5 | EN | input | Enable pin that turns regulator on when VEN ≥ VEN_HI and off when VEN ≤ VEN_LO. |
| 6 | NC | unconnected | No-connect pin; can be left open or tied to any voltage between GND and IN. |
| 7 | DELAY | output | Delay pin; connect a capacitor to GND to adjust PG delay time, or leave open if reset function is not needed. |
| 8 | IN | power_in | Regulator input supply pin; a capacitor ≥ 0.1 µF must be tied from this pin to ground to assure stability. |
| 9 | PowerPAD | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SON-8-EP(3x3) |
| Category | Power Management (PMIC) |
| Pins | 9 |
## CAD (KiCad official)
- Symbol: `TPS7A1601DRBR`
- Footprint: `Package_SON:WSON-8-1EP_3x3mm_P0.5mm_EP1.6x2.0mm`
- 3D model: SON-8-EP(3x3) (KiCad packages3D, STEP)
- 3D model files: `tps7a1601drbr-etched.step` / `tps7a1601drbr-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `tps7a1601drbr.step` / `tps7a1601drbr.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/tps7a16) (37 pp, sha256 `180ec3f485b2772b`, retrieved 2026-10-03, tier: lcsc)
- **Datasheet language:** Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-4-5-20251001` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/tps7a1601drbr-datasheet.pdf)