main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers tps7a0508pdbzr: viewers · Ray 1d ago
package.json Publish 0.1.0 · Ray 1d ago
page.json Set visibility: public · Ray 1d ago
README.md Publish 0.1.0 · Ray 1d ago
tps7a0508pdbzr-etched.glb Publish 0.1.0 · Ray 1d ago
tps7a0508pdbzr-etched.step tps7a0508pdbzr: factory component page (tier=mfr) · Ray 1d ago
tps7a0508pdbzr-hero.glb tps7a0508pdbzr: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
tps7a0508pdbzr-hero.overlay.json Publish 0.1.0 · Ray 1d ago
tps7a0508pdbzr.glb Publish 0.1.0 · Ray 1d ago
tps7a0508pdbzr.kicad_mod Publish 0.1.0 · Ray 1d ago
tps7a0508pdbzr.kicad_sym Publish 0.1.0 · Ray 1d ago
tps7a0508pdbzr.lbr Publish 0.1.0 · Ray 1d ago
tps7a0508pdbzr.step Publish 0.1.0 · Ray 1d ago
verification.json Verified: Published by the parts factory: tier mfr, 3 pins · Ray 1d ago

TPS7A0508PDBZR

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-3

TPS7A0508PDBZR from Texas Instruments, in a SOT-23-3. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Ground pin that must be connected to ground on the board.
2 OUT output Regulated output pin that requires a capacitor from OUT to ground for stability, at the recommended value or larger from the Recommended Operating Conditions table.
3 IN input Input pin that needs the recommended value or larger ceramic capacitor from IN to ground, as listed in the Recommended Operating Conditions table.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-23-3
Category Power Management (PMIC)
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input supply voltage VIN 1.4 5.5 V 6
Output capacitor COUT 0.47 1 22 µF 6
Output current IOUT 0 200 mA 6
Nominal output voltage range VOUT 0.8 3.3 V 6
Operating junction temperature TJ -40 125 °C 6
Enable supply voltage VEN 0 V max is VIN 6
IN voltage absolute maximum VIN -0.3 6 V voltage with respect to GND 6
EN voltage absolute maximum VEN -0.3 V max is VIN + 0.3 V 6
OUT voltage absolute maximum VOUT -0.3 V max is VIN + 0.3 V or 3.6 V, whichever is smaller 6
Operating junction temperature absolute maximum TJ -40 125 °C 6
Storage temperature Tstg -65 150 °C 6
Nominal accuracy -10 10 mV VOUT < 1.0 V, TJ = 25°C 7
Accuracy over temperature -20 20 mV VOUT < 1.0 V, TJ = -40°C to +85°C 7
Accuracy over temperature -30 30 mV VOUT < 1.0 V 7
Line regulation ΔVOUT(ΔVIN) 5 16.5 mV VOUT(nom) + 0.5 V ≤ VIN ≤ 5.5 V, TJ = -40°C to +85°C 7
Line regulation ΔVOUT(ΔVIN) 18 mV VOUT(nom) + 0.5 V ≤ VIN ≤ 5.5 V 7
Load regulation DBZ ΔVOUT(ΔIOUT) 27 50 mV 100 μA ≤ IOUT ≤ 200 mA, VIN = VOUT(nom) + VDO(max) + 0.1 V, TJ = -40°C to +85°C 7
Load regulation DBZ ΔVOUT(ΔIOUT) 62 mV 100 μA ≤ IOUT ≤ 200 mA, VIN = VOUT(nom) + VDO(max) + 0.1 V 7
Ground current IGND 0.6 1 1.3 µA TJ = 25°C, IOUT = 1 µA 7
Ground current IGND 2 µA IOUT = 1 µA, TJ = -40°C to +85°C 7
Ground current IGND 3 µA IOUT = 1 µA 7
Shutdown current ISHDN 100 300 nA VEN = 0.4 V, 1.4 V ≤ VIN ≤ 5.5 V, TJ = 25°C 7
Output current limit ICL 210 450 700 mA VOUT = 90% × VOUT(nom), VIN = VOUT(nom) + VDO(max) + 0.5 V 7
Output current limit ICL 250 450 700 mA VOUT = 90% × VOUT(nom), VIN = VOUT(nom) + VDO(max) + 0.5 V, TJ = 0°C to +85°C 7
Short-circuit current limit ISC 65 150 mA VOUT = 0 V 7
UVLO threshold rising VUVLO 1.21 1.3 1.37 V VIN rising 8
UVLO threshold falling VUVLO 1.17 1.33 V VIN falling 8
EN pin logic high voltage VEN(HI) 0.9 V 8
EN pin logic low voltage VEN(LO) 0.4 V 8
Pulldown resistor RPULLDOWN 120 Ω VIN = 3.3 V, P version only 8
Thermal shutdown temperature Tsd 160 °C Shutdown, temperature increasing 8
Thermal reset temperature Tsd 140 °C Reset, temperature decreasing 8
Start-up time tSTR 1.5 2.8 ms From EN assertion to VOUT = 95% × VOUT(nom), VOUT = 1.8 V 9
Junction-to-ambient thermal resistance (DBZ) RθJA 267.3 °C/W DBZ (SOT-23, 3 pins) 6
Junction-to-case (top) thermal resistance (DBZ) RθJC(top) 103.5 °C/W DBZ (SOT-23, 3 pins) 6
Junction-to-board thermal resistance (DBZ) RθJB 98 °C/W DBZ (SOT-23, 3 pins) 6
Junction-to-top characterization parameter (DBZ) ΨJT 9.2 °C/W DBZ (SOT-23, 3 pins) 6
Junction-to-board characterization parameter (DBZ) YJB 97.4 °C/W DBZ (SOT-23, 3 pins) 6

CAD (KiCad official)

  • Symbol: TPS7A0508PDBZR
  • Footprint: Package_TO_SOT_SMD:SOT-23-3
  • 3D model: SOT-23-3 (KiCad packages3D, STEP)
  • 3D model files: tps7a0508pdbzr-etched.step / tps7a0508pdbzr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps7a0508pdbzr.step / tps7a0508pdbzr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (56 pp, sha256 4e552a784da45faa, retrieved 2026-11-05, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF