component

TPS7A0315PDBVR

Public Made by Adom

by adom

Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-23-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)tps7a0315pdbvrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers tps7a0315pdbvr: viewers · Ray 1d ago
package.json Publish 0.1.0 · Ray 1d ago
page.json Set visibility: public · Ray 1d ago
README.md Initial commit: component/tps7a0315pdbvr · Ray 1d ago
tps7a0315pdbvr-etched.glb tps7a0315pdbvr: factory component page (tier=lcsc) · Ray 1d ago
tps7a0315pdbvr-etched.step tps7a0315pdbvr: factory component page (tier=lcsc) · Ray 1d ago
tps7a0315pdbvr-hero.glb tps7a0315pdbvr: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
tps7a0315pdbvr-hero.overlay.json Publish 0.1.0 · Ray 1d ago
tps7a0315pdbvr.glb Publish 0.1.0 · Ray 1d ago
tps7a0315pdbvr.kicad_mod Publish 0.1.0 · Ray 1d ago
tps7a0315pdbvr.kicad_sym Publish 0.1.0 · Ray 1d ago
tps7a0315pdbvr.lbr Publish 0.1.0 · Ray 1d ago
tps7a0315pdbvr.step Publish 0.1.0 · Ray 1d ago

TPS7A0315PDBVR

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-5

TPS7A0315PDBVR from Texas Instruments, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IN input Input pin for the regulator; VIN must be between 1.5 V and 6.0 V, with a ceramic input capacitor (1 µF recommended) from IN to GND placed as close to the pin as possible.
2 GND power_in Ground pin, to be connected to the board ground; the DBV package has no thermal pad, so this pin is the only ground connection.
3 EN input Enable pin: drive high to enable the device and drive low or leave floating to disable it, with VEN(HI) of 1.1 V minimum, VEN(LOW) of 0.3 V maximum, and an absolute range of 0 V to 6.0 V.
4 NC unconnected No internal connection; the pin may be grounded or left floating.
5 OUT output Regulated output requiring at least 0.5 µF effective capacitance from OUT to GND for stability, with 1 µF or larger ceramic capacitance recommended for good transient response, placed close to the pin.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-23-5
Category Power Management (PMIC)
Pins 5

CAD (KiCad official)

  • Symbol: TPS7A0315PDBVR
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: tps7a0315pdbvr-etched.step / tps7a0315pdbvr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps7a0315pdbvr.step / tps7a0315pdbvr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (52 pp, sha256 0768428b62f8b9f3, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF