component
TPS79618DCQR
Public Made by Adomby adom
Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-223-6. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownTPS79618DCQR
Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-223-6
TPS79618DCQR from Texas Instruments, in a SOT-223-6. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | EN | input | Enable pin (active high). Drive EN above VEN(HI) to turn on the regulator; drive below VEN(LOW) to place the device in shutdown (ISHDN typically 0.07µA to 1µA max). If unused, connect EN to IN. |
| 2 | IN | power_in | Regulator input supply, 2.7V to 5.5V (old chip) or 2.7V to 6.0V (new chip); requires a 2.2µF or larger ceramic bypass capacitor to GND close to the device. |
| 3 | GND | power_in | Regulator ground return; also connected to the package tab (pin 6) for thermal and electrical grounding. |
| 4 | OUT | power_out | Regulated output of the LDO, rated for up to 1A continuous output current; requires a minimum 1µF ceramic output capacitor to GND for loop stability. |
| 5 | NR/NC | passive | On the fixed-voltage 'old chip' die, this is the Noise-Reduction (NR) pin: an external capacitor (0.1µF or smaller, connected through an internal 250kΩ resistor to the bandgap reference) can be added here to lower output noise and improve PSRR. On the fixed-voltage 'new chip' die, this position is No-Connect (N/C) and must be left open or tied to GND; the new-chip die has no NR function. |
| 6 | GND (Tab) | power_in | Exposed mounting tab of the SOT-223-6 package; electrically grounded and must be soldered to the PCB copper/ground plane to provide the primary thermal conduction path for the device. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOT-223-6 |
| Category | Power Management (PMIC) |
| Pins | 6 |
CAD (KiCad official)
- Symbol:
TPS79618DCQR - Footprint:
Package_TO_SOT_SMD:SOT-223-6 - 3D model: SOT-223-6 (KiCad packages3D, STEP)
- 3D model files:
tps79618dcqr-etched.step/tps79618dcqr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps79618dcqr.step/tps79618dcqr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (49 pp, sha256
b651d7f91b5b2963, retrieved 2026-09-23, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).