main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers tps79328qdbvrq1: viewers · Ray 1d ago
package.json Publish 0.1.0 · Ray 1d ago
page.json Set visibility: public · Ray 1d ago
README.md Initial commit: component/tps79328qdbvrq1 · Ray 1d ago
tps79328qdbvrq1-etched.glb tps79328qdbvrq1: factory component page (tier=lcsc) · Ray 1d ago
tps79328qdbvrq1-etched.step tps79328qdbvrq1: factory component page (tier=lcsc) · Ray 1d ago
tps79328qdbvrq1-hero.glb tps79328qdbvrq1: hero GLB from the etched model (keeps the MPN mark) · Ray 17h ago
tps79328qdbvrq1-hero.overlay.json Publish 0.1.0 · Ray 1d ago
tps79328qdbvrq1.glb Publish 0.1.0 · Ray 1d ago
tps79328qdbvrq1.kicad_mod Publish 0.1.0 · Ray 1d ago
tps79328qdbvrq1.kicad_sym Publish 0.1.0 · Ray 1d ago
tps79328qdbvrq1.lbr Publish 0.1.0 · Ray 1d ago
tps79328qdbvrq1.step Publish 0.1.0 · Ray 1d ago

TPS79328QDBVRQ1

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-5

TPS79328QDBVRQ1 from Texas Instruments, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IN input Regulator input; recommended supply range is 2.7 V to 5.5 V, and a 0.1 µF or larger ceramic input capacitor is needed between IN and GND for stability.
2 GND power_in Regulator ground; the datasheet asks that the ground planes for VIN and VOUT be joined only at this pin to help AC performance.
3 EN input Active-high enable; the device turns on when EN is above VEN(HI) (0.85 × VIN on the new chip, 1.7 V on the old chip) and turns off below VEN(LOW) (0.425 V new chip, 0.7 V old chip), and EN should be tied to IN if shutdown is not needed.
4 BYPASS passive On the old chip this pin is BYPASS, connected through an internal 250 kΩ resistor to the voltage reference, where an external capacitor (0.01 µF typical in the test conditions) filters reference noise and must have minimal leakage; on the new chip this pin is NC, not internally connected, and may be tied to GND for thermal performance or left floating.
5 OUT power_out Regulated output at 2.8 V nominal (2.744 V to 2.856 V over 0 to 200 mA), requiring at least 2.2 µF of output capacitance on the old chip or at least 0.47 µF effective on the new chip.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-23-5
Category Power Management (PMIC)
Pins 5

CAD (KiCad official)

  • Symbol: TPS79328QDBVRQ1
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: tps79328qdbvrq1-etched.step / tps79328qdbvrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps79328qdbvrq1.step / tps79328qdbvrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (40 pp, sha256 7ea2cf405d5dd786, retrieved 2026-10-07, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF