component
TPS78412QDBVRQ1
Public Made by Adomby adom
Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-23-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 19h ago |
| viewers | 19h ago |
| package.json | 19h ago |
| page.json | 19h ago |
| README.md | 19h ago |
| tps78412qdbvrq1-etched.glb | 19h ago |
| tps78412qdbvrq1-etched.step | 19h ago |
| tps78412qdbvrq1-hero.glb | 19h ago |
| tps78412qdbvrq1-hero.overlay.json | 19h ago |
| tps78412qdbvrq1.glb | 19h ago |
| tps78412qdbvrq1.kicad_mod | 19h ago |
| tps78412qdbvrq1.kicad_sym | 19h ago |
| tps78412qdbvrq1.lbr | 19h ago |
| tps78412qdbvrq1.step | 19h ago |
TPS78412QDBVRQ1
Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-5
TPS78412QDBVRQ1 from Texas Instruments, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | IN | power_in | Input pin. For best transient response and to minimize input impedance, use the recommended value or larger ceramic capacitor from IN to ground; see the Recommended Operating Conditions table. Place the input capacitor as close to the input of the device as possible. |
| 2 | GND | power_in | Ground pin. This pin must be connected to ground on the board. |
| 3 | EN | input | Enable pin. Driving this pin to logic high enables the device; driving this pin to logic low disables the device. Do not float this pin. If not used, connect EN to IN. |
| 4 | NC | unconnected | No connect pin. This pin is not internally connected. Connect to ground for best thermal performance or leave floating. |
| 5 | OUT | power_out | A 0.47-µF or greater effective capacitance is required from OUT to ground for stability. For best transient response, use a 1-µF or larger ceramic capacitor from OUT to ground. Place the output capacitor as close to output of the device as possible. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOT-23-5 |
| Category | Power Management (PMIC) |
| Pins | 5 |
CAD (KiCad official)
- Symbol:
TPS78412QDBVRQ1 - Footprint:
Package_TO_SOT_SMD:SOT-23-5 - 3D model: SOT-23-5 (KiCad packages3D, STEP)
- 3D model files:
tps78412qdbvrq1-etched.step/tps78412qdbvrq1-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps78412qdbvrq1.step/tps78412qdbvrq1.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (56 pp, sha256
0c6f0cf1abccc5c1, retrieved 2026-10-05, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).