component
TPS78236DRVT
Public Made by Adomby adom
Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, WSON-6-EP(2x2). Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
main
TPS78236DRVT
Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · WSON-6-EP(2x2)
TPS78236DRVT from Texas Instruments, in a WSON-6-EP(2x2). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OUT | power_out | Regulated 3.6 V output pin. Requires a small (typ. 1 uF) ceramic capacitor from OUT to GND for stability. Output current up to 150 mA; typical dropout 130 mV at 150 mA. |
| 2 | NC | unconnected | No internal connection. Leave floating or tie to ground; no functional effect on the device. |
| 3 | GND | power_in | Device ground. Both GND pins (3 and 5) must be tied to system ground for proper operation and to complete the input/output capacitor return paths. |
| 4 | EN | input | Active-high CMOS-compatible enable input. Drive above 1.2 V to turn the regulator on; drive below 0.4 V to place the device in shutdown (IGND ~ 18 nA typ). Must not be left floating. Absolute max: -0.3 V to VIN + 0.3 V. |
| 5 | GND | power_in | Device ground (second GND pin). Tie together with pin 3 and with the exposed thermal pad to the system ground plane; keep the input and output capacitor returns close with minimal impedance to this node. |
| 6 | IN | power_in | Unregulated supply input, 2.2 V to 5.5 V. Place a small 0.1 uF (typical 1.0 uF) ceramic capacitor from IN to GND close to the pin. Absolute max 6 V. |
| 7 | PAD | power_in | Exposed thermal pad on the underside of the SON-6 package. Must be soldered to the PCB ground plane for both electrical ground and thermal dissipation (RthetaJA = 65.9 C/W). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | WSON-6-EP(2x2) |
| Category | Power Management (PMIC) |
| Pins | 7 |
Ordering variants
Same part, different packaging or reel option.
TPS78236DRVTTPS78236DRVTDRVRTPS78236DRVTDDCTTPS78236DRVTDDCR
CAD (KiCad official)
- Symbol:
TPS78236DRVT - Footprint:
Package_SON:WSON-6-1EP_2x2mm_P0.65mm_EP1x1.6mm - 3D model: WSON-6-EP(2x2) (KiCad packages3D, STEP)
- 3D model files:
tps78236drvt-etched.step/tps78236drvt-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps78236drvt.step/tps78236drvt.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (None pp, sha256
6d5284ff468719a7, retrieved 2026-08-17, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# TPS78236DRVT
**Texas Instruments** · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · WSON-6-EP(2x2)
TPS78236DRVT from Texas Instruments, in a WSON-6-EP(2x2). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OUT | power_out | Regulated 3.6 V output pin. Requires a small (typ. 1 uF) ceramic capacitor from OUT to GND for stability. Output current up to 150 mA; typical dropout 130 mV at 150 mA. |
| 2 | NC | unconnected | No internal connection. Leave floating or tie to ground; no functional effect on the device. |
| 3 | GND | power_in | Device ground. Both GND pins (3 and 5) must be tied to system ground for proper operation and to complete the input/output capacitor return paths. |
| 4 | EN | input | Active-high CMOS-compatible enable input. Drive above 1.2 V to turn the regulator on; drive below 0.4 V to place the device in shutdown (IGND ~ 18 nA typ). Must not be left floating. Absolute max: -0.3 V to VIN + 0.3 V. |
| 5 | GND | power_in | Device ground (second GND pin). Tie together with pin 3 and with the exposed thermal pad to the system ground plane; keep the input and output capacitor returns close with minimal impedance to this node. |
| 6 | IN | power_in | Unregulated supply input, 2.2 V to 5.5 V. Place a small 0.1 uF (typical 1.0 uF) ceramic capacitor from IN to GND close to the pin. Absolute max 6 V. |
| 7 | PAD | power_in | Exposed thermal pad on the underside of the SON-6 package. Must be soldered to the PCB ground plane for both electrical ground and thermal dissipation (RthetaJA = 65.9 C/W). |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | WSON-6-EP(2x2) |
| Category | Power Management (PMIC) |
| Pins | 7 |
## Ordering variants
Same part, different packaging or reel option.
- `TPS78236DRVT`
- `TPS78236DRVTDRVR`
- `TPS78236DRVTDDCT`
- `TPS78236DRVTDDCR`
## CAD (KiCad official)
- Symbol: `TPS78236DRVT`
- Footprint: `Package_SON:WSON-6-1EP_2x2mm_P0.65mm_EP1x1.6mm`
- 3D model: WSON-6-EP(2x2) (KiCad packages3D, STEP)
- 3D model files: `tps78236drvt-etched.step` / `tps78236drvt-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `tps78236drvt.step` / `tps78236drvt.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/tps782) (None pp, sha256 `6d5284ff468719a7`, retrieved 2026-08-17, tier: lcsc)
- **Extractor:** `ds2sf` (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/tps78236drvt-datasheet.pdf)