Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

TPS77618PWPR

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · HTSSOP-20-EP

TPS77618PWPR from Texas Instruments, in a HTSSOP-20-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Ground pin; one of nine GND pins on the TSSOP-20 (PWP) package.
2 GND power_in Ground pin; one of nine GND pins on the TSSOP-20 (PWP) package.
3 GND power_in Ground pin; one of nine GND pins on the TSSOP-20 (PWP) package.
4 NC unconnected No internal connection.
5 EN input Negative-polarity enable input; a TTL high signal shuts the regulator down (quiescent current reduced to 1µA at TJ = +25°C), and EN should be tied to ground if shutdown is not used.
6 IN power_in Input voltage; absolute maximum VIN range is -0.3 V to +13.5 V.
7 IN power_in Input voltage; absolute maximum VIN range is -0.3 V to +13.5 V.
8 NC unconnected No internal connection.
9 GND power_in Ground pin; one of nine GND pins on the TSSOP-20 (PWP) package.
10 GND power_in Ground pin; one of nine GND pins on the TSSOP-20 (PWP) package.
11 GND power_in Ground pin; one of nine GND pins on the TSSOP-20 (PWP) package.
12 GND power_in Ground pin; one of nine GND pins on the TSSOP-20 (PWP) package.
13 OUT power_out Regulated output voltage; requires an output capacitor of at least 10µF with ESR between 50mΩ and 1.5Ω to GND for stability.
14 OUT power_out Regulated output voltage; requires an output capacitor of at least 10µF with ESR between 50mΩ and 1.5Ω to GND for stability.
15 FB/NC unconnected No connection on fixed-voltage versions such as the TPS77618; serves as the feedback input (FB) only on the adjustable version.
16 RESET/PG output Open-drain power-good (PG) output on TPS776xx devices, pulled low when the output falls to 92%-98% of nominal; requires a pullup resistor and has a maximum voltage of 16.5 V.
17 NC unconnected No internal connection.
18 NC unconnected No internal connection.
19 GND power_in Ground pin; one of nine GND pins on the TSSOP-20 (PWP) package.
20 GND power_in Ground pin; one of nine GND pins on the TSSOP-20 (PWP) package.
21 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package HTSSOP-20-EP
Category Power Management (PMIC)
Pins 21

CAD (KiCad official)

  • Symbol: TPS77618PWPR
  • Footprint: Package_SO:TSSOP-20-1EP_4.4x6.5mm_P0.65mm_EP2.15x3.35mm
  • 3D model: HTSSOP-20-EP, generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 1.2 mm nominal TSSOP height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
  • 3D model files: tps77618pwpr-etched.step / tps77618pwpr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps77618pwpr.step / tps77618pwpr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (36 pp, sha256 8829e2a477a2c896, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF