main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers tps77533pwp: viewers · Ray 1d ago
package.json Publish 0.1.0 · Ray 1d ago
page.json Set visibility: public · Ray 1d ago
README.md Initial commit: component/tps77533pwp · Ray 1d ago
tps77533pwp-etched.glb tps77533pwp: factory component page (tier=lcsc) · Ray 1d ago
tps77533pwp-etched.step tps77533pwp: factory component page (tier=lcsc) · Ray 1d ago
tps77533pwp-hero.glb tps77533pwp: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
tps77533pwp-hero.overlay.json Publish 0.1.0 · Ray 1d ago
tps77533pwp.glb Publish 0.1.0 · Ray 1d ago
tps77533pwp.kicad_mod Publish 0.1.0 · Ray 1d ago
tps77533pwp.kicad_sym Publish 0.1.0 · Ray 1d ago
tps77533pwp.lbr Publish 0.1.0 · Ray 1d ago
tps77533pwp.step Publish 0.1.0 · Ray 1d ago

TPS77533PWP

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · HTSSOP-20

TPS77533PWP from Texas Instruments, in a HTSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Ground pin, listed as GND/HSINK in the pin configuration and intended to be tied to the ground plane for heat sinking.
2 GND power_in Ground pin, listed as GND/HSINK in the pin configuration and intended to be tied to the ground plane for heat sinking.
3 GND power_in Ground pin, listed as GND/HSINK in the pin configuration and intended to be tied to the ground plane for heat sinking.
4 NC unconnected No internal connection.
5 EN input Negative-polarity enable input; a TTL high shuts the regulator down, and the absolute maximum voltage at EN is -0.3 V to +16.5 V.
6 IN power_in Input voltage pin for the regulator; the absolute maximum input voltage range is -0.3 V to +13.5 V.
7 IN power_in Input voltage pin for the regulator; the absolute maximum input voltage range is -0.3 V to +13.5 V.
8 NC unconnected No internal connection.
9 GND power_in Ground pin, listed as GND/HSINK in the pin configuration and intended to be tied to the ground plane for heat sinking.
10 GND power_in Ground pin, listed as GND/HSINK in the pin configuration and intended to be tied to the ground plane for heat sinking.
11 GND power_in Ground pin, listed as GND/HSINK in the pin configuration and intended to be tied to the ground plane for heat sinking.
12 GND power_in Ground pin, listed as GND/HSINK in the pin configuration and intended to be tied to the ground plane for heat sinking.
13 OUT power_out Regulated output voltage pin; the absolute maximum voltage range at OUT is 7 V.
14 OUT power_out Regulated output voltage pin; the absolute maximum voltage range at OUT is 7 V.
15 FB/NC unconnected Feedback pin used only on the adjustable versions; on the fixed-output TPS77533 it is not internally connected.
16 RESET/PG output Open-drain RESET output on the TPS775xx (this fixed 3.3 V part), taking the output low when the regulated output falls to 92%-98% of nominal; it needs a pullup resistor and its maximum voltage is 16.5 V.
17 NC unconnected No internal connection.
18 NC unconnected No internal connection.
19 GND power_in Ground pin, listed as GND/HSINK in the pin configuration and intended to be tied to the ground plane for heat sinking.
20 GND power_in Ground pin, listed as GND/HSINK in the pin configuration and intended to be tied to the ground plane for heat sinking.
21 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package HTSSOP-20
Category Power Management (PMIC)
Pins 21

CAD (KiCad official)

  • Symbol: TPS77533PWP
  • Footprint: Package_SO:TSSOP-20-1EP_4.4x6.5mm_P0.65mm_EP2.15x3.35mm
  • 3D model: HTSSOP-20, generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 1.2 mm nominal TSSOP height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
  • 3D model files: tps77533pwp-etched.step / tps77533pwp-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps77533pwp.step / tps77533pwp.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (36 pp, sha256 8829e2a477a2c896, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF