main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 8h ago
viewers tps77533dr: viewers · Ray 8h ago
package.json tps77533dr: LCSC part number C544323 (was published as the bare integer) · Ray 7h ago
page.json tps77533dr: LCSC part number C544323 (was published as the bare integer) · Ray 7h ago
README.md Initial commit: component/tps77533dr · Ray 8h ago
tps77533dr-etched.glb tps77533dr: factory component page (tier=lcsc) · Ray 8h ago
tps77533dr-etched.step tps77533dr: factory component page (tier=lcsc) · Ray 8h ago
tps77533dr-hero.glb Publish 0.1.0 · Ray 8h ago
tps77533dr-hero.overlay.json Publish 0.1.0 · Ray 8h ago
tps77533dr.glb Publish 0.1.0 · Ray 8h ago
tps77533dr.kicad_mod Publish 0.1.0 · Ray 8h ago
tps77533dr.kicad_sym Publish 0.1.0 · Ray 8h ago
tps77533dr.lbr Publish 0.1.0 · Ray 8h ago
tps77533dr.step Publish 0.1.0 · Ray 8h ago

TPS77533DR

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOIC-8

TPS77533DR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Ground and common return path for all voltages and currents.
2 EN input Negative-polarity active-low enable input with voltage range -0.3 to +16.5 V; high level reduces quiescent current to 1 µA at 25°C.
3 IN power_in Input supply voltage with range -0.3 to +13.5 V; minimum supply voltage is regulated output plus dropout voltage (typically 169 mV at 500 mA).
4 IN power_in Input supply voltage with range -0.3 to +13.5 V; parallel pin for current distribution and reduced parasitic inductance.
5 OUT power_out Regulated 3.3 V output voltage with ±2% tolerance over line, load, and temperature; voltage rating 0 to 7 V; 500 mA maximum continuous current.
6 OUT power_out Regulated 3.3 V output voltage; voltage rating 0 to 7 V; parallel pin for current distribution; requires minimum 10 µF output capacitor with ESR 50 mΩ to 1.5 Ω.
7 FB/NC unconnected Feedback voltage input for adjustable versions (TPS77x01) with internal 1.1834 V reference; not internally connected for fixed-output versions like TPS77533; may be left open.
8 RESET tri_state Open-drain power-on reset output (TPS775xx only); asserts low when regulated output drops below 92% of nominal (3.04 V for 3.3 V regulator); 200 ms minimum delay from power-up; requires external pull-up resistor.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: TPS77533DR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: tps77533dr-etched.step / tps77533dr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps77533dr.step / tps77533dr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (36 pp, sha256 8829e2a477a2c896, retrieved 2026-10-06, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF