component
TPS77525DR
Public Made by Adomby adom
Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 1mo ago |
| viewers | 1mo ago |
| package.json | 1mo ago |
| page.json | 1mo ago |
| README.md | 1mo ago |
| tps77525dr-etched.glb | 1mo ago |
| tps77525dr-etched.step | 1mo ago |
| tps77525dr-hero.glb | 1mo ago |
| tps77525dr-hero.overlay.json | 1mo ago |
| tps77525dr.glb | 1mo ago |
| tps77525dr.kicad_mod | 1mo ago |
| tps77525dr.kicad_sym | 1mo ago |
| tps77525dr.lbr | 1mo ago |
| tps77525dr.step | 1mo ago |
TPS77525DR
Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOIC-8
TPS77525DR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | GND | power_in | Ground reference for the regulator; the output capacitor must be connected between OUT and GND to keep the control loop stable. |
| 2 | EN | input | Negative-polarity enable input: a TTL high shuts the regulator down and reduces quiescent current to about 1 µA at TJ = +25°C, and EN should be tied to ground if the shutdown feature is not used; absolute maximum voltage at EN is -0.3 V to +16.5 V. |
| 3 | IN | power_in | Regulator input supply; absolute maximum input voltage range is -0.3 V to +13.5 V, and a ceramic bypass capacitor of 0.047 µF or larger is recommended if the device is far from the supply. |
| 4 | IN | power_in | Second regulator input pin, bonded in parallel with pin 3 and subject to the same -0.3 V to +13.5 V absolute maximum input voltage range. |
| 5 | OUT | power_out | Regulated 2.5 V output; absolute maximum voltage at OUT is 7 V, and a 10 µF minimum output capacitor with ESR between 50 mΩ and 1.5 Ω is required between OUT and GND. |
| 6 | OUT | power_out | Second regulated output pin, bonded in parallel with pin 5 and subject to the same 7 V absolute maximum and output capacitor requirements. |
| 7 | FB/NC | unconnected | Feedback input used only on the adjustable versions; on the fixed-output TPS77525 this pin is not internally connected and can be left floating. |
| 8 | RESET/PG | output | Open-drain RESET output on the TPS775xx: it pulls low when the output falls to between 92% and 98% of nominal, requires an external pullup (or can be left floating if unused), and has a maximum voltage of 16.5 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-8 |
| Category | Power Management (PMIC) |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
TPS77525DR - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
tps77525dr-etched.step/tps77525dr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps77525dr.step/tps77525dr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (36 pp, sha256
8829e2a477a2c896, retrieved 2026-10-09, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).