main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 20h ago
viewers tps77518dr: viewers · Ray 20h ago
package.json Publish 0.1.0 · Ray 20h ago
page.json Set visibility: public · Ray 20h ago
README.md Initial commit: component/tps77518dr · Ray 20h ago
tps77518dr-etched.glb tps77518dr: factory component page (tier=lcsc) · Ray 20h ago
tps77518dr-etched.step tps77518dr: factory component page (tier=lcsc) · Ray 20h ago
tps77518dr-hero.glb tps77518dr: hero GLB from the etched model (keeps the MPN mark) · Ray 20h ago
tps77518dr-hero.overlay.json Publish 0.1.0 · Ray 20h ago
tps77518dr.glb Publish 0.1.0 · Ray 20h ago
tps77518dr.kicad_mod Publish 0.1.0 · Ray 20h ago
tps77518dr.kicad_sym Publish 0.1.0 · Ray 20h ago
tps77518dr.lbr Publish 0.1.0 · Ray 20h ago
tps77518dr.step Publish 0.1.0 · Ray 20h ago

TPS77518DR

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOIC-8

TPS77518DR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Ground reference pin for the regulator.
2 EN input Negative-polarity enable input; a TTL high signal shuts the regulator down and reduces quiescent current to 1µA at TJ = +25°C, and EN should be tied to ground if the shutdown feature is not used.
3 IN power_in Input voltage pin; absolute maximum VIN range is -0.3 V to +13.5 V, and a ceramic bypass capacitor of 0.047µF or larger improves transient response when the device is far from the supply.
4 IN power_in Input voltage pin (second IN pin, internally tied to pin 3); absolute maximum VIN range is -0.3 V to +13.5 V.
5 OUT power_out Regulated output voltage; requires an output capacitor from OUT to GND with a minimum of 10µF and ESR between 50mΩ and 1.5Ω.
6 OUT power_out Regulated output voltage (second OUT pin, internally tied to pin 5); same output capacitor requirement applies.
7 FB/NC unconnected Feedback input on adjustable versions only; for the fixed-voltage TPS77518 this pin is not internally connected.
8 RESET/PG output Open-drain RESET output on TPS775xx devices (TPS77518 family) that goes low when the output falls to 92%-98% of nominal, requires a pullup resistor, and has a maximum voltage of 16.5 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: TPS77518DR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: tps77518dr-etched.step / tps77518dr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps77518dr.step / tps77518dr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (36 pp, sha256 8829e2a477a2c896, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF