main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers tps77350dgk: viewers · Ray 1d ago
package.json Publish 0.1.0 · Ray 1d ago
page.json Set visibility: public · Ray 1d ago
README.md Publish 0.1.0 · Ray 1d ago
tps77350dgk-etched.glb tps77350dgk: factory component page (tier=lcsc) · Ray 1d ago
tps77350dgk-etched.step tps77350dgk: factory component page (tier=lcsc) · Ray 1d ago
tps77350dgk-hero.glb tps77350dgk: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
tps77350dgk-hero.overlay.json Publish 0.1.0 · Ray 1d ago
tps77350dgk.glb Publish 0.1.0 · Ray 1d ago
tps77350dgk.kicad_mod Publish 0.1.0 · Ray 1d ago
tps77350dgk.kicad_sym Publish 0.1.0 · Ray 1d ago
tps77350dgk.lbr Publish 0.1.0 · Ray 1d ago
tps77350dgk.step Publish 0.1.0 · Ray 1d ago

TPS77350DGK

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · VSSOP-8

TPS77350DGK from Texas Instruments, in a VSSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 FB/SENSE input On the fixed-output TPS77350 this SENSE pin must be connected to the regulator output as short as possible, and RC filtering between SENSE and OUT is not recommended because it may cause oscillation.
2 RESET output Open-drain, active-low reset output that goes high-impedance after a 220-ms delay once OUT reaches 95% of its regulated voltage, goes low-impedance when OUT falls below 95%, and requires a pullup resistor.
3 EN input Enable input where a logic low enables the regulator and a logic high puts the device into shutdown mode.
4 GND power_in Regulator ground, which the output capacitor (minimum 1 µF with qualifying ESR, or at least 10 µF) must be connected to between OUT and GND.
5 IN input Regulator input voltage terminal; the datasheet lists IN on pins 5 and 6.
6 IN input Regulator input voltage terminal; the datasheet lists IN on pins 5 and 6.
7 OUT output Regulated output voltage terminal; the datasheet lists OUT on pins 7 and 8 and requires an output capacitor from OUT to GND for loop stability.
8 OUT output Regulated output voltage terminal; the datasheet lists OUT on pins 7 and 8 and requires an output capacitor from OUT to GND for loop stability.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VSSOP-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: TPS77350DGK
  • Footprint: Package_SO:VSSOP-8_2.3x2mm_P0.5mm
  • 3D model: VSSOP-8 (KiCad packages3D, STEP)
  • 3D model files: tps77350dgk-etched.step / tps77350dgk-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps77350dgk.step / tps77350dgk.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (25 pp, sha256 ea56bf7919f0accf, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF