component
TPS77015DBVR
Public Made by Adomby adom
Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-23-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 1d ago |
| viewers | 1d ago |
| package.json | 1d ago |
| page.json | 1d ago |
| README.md | 1d ago |
| tps77015dbvr-etched.glb | 1d ago |
| tps77015dbvr-etched.step | 1d ago |
| tps77015dbvr-hero.glb | 1h ago |
| tps77015dbvr-hero.overlay.json | 1d ago |
| tps77015dbvr.glb | 1d ago |
| tps77015dbvr.kicad_mod | 1d ago |
| tps77015dbvr.kicad_sym | 1d ago |
| tps77015dbvr.lbr | 1d ago |
| tps77015dbvr.step | 1d ago |
TPS77015DBVR
Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-5
TPS77015DBVR from Texas Instruments, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | IN | power_in | Input pin: supply for the regulator, operating range 2.5 V to 16 V on the new die (2.7 V to 10 V on the old die), with a recommended input capacitor of at least 1 µF placed as close as possible to IN and GND. |
| 2 | GND | power_in | Ground reference for all device voltages; all voltages in the datasheet are referenced to GND. |
| 3 | EN | input | Active-low enable: driving EN below the low-level threshold enables the output, driving it above the high-level threshold (1.6 V minimum on the new die) disables it, and the EN pin has an internal pull-up on the new die so leaving it floating disables the LDO; absolute maximum is 18 V on the new die. |
| 4 | FB/NC | unconnected | No connection on the fixed-voltage version (do not connect on the new die); this pin is the feedback input only on the adjustable TPS76901-Q1 version. |
| 5 | OUT | power_out | Regulated output, up to 100 mA; place the output capacitor as close as possible to OUT and GND, with COUT of 2.2 µF to 200 µF and ESR of 0 to 3 Ω on the new die (4.7 µF minimum with ESR 0.2 Ω to 10 Ω on the old die). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOT-23-5 |
| Category | Power Management (PMIC) |
| Pins | 5 |
CAD (KiCad official)
- Symbol:
TPS77015DBVR - Footprint:
Package_TO_SOT_SMD:SOT-23-5 - 3D model: SOT-23-5 (KiCad packages3D, STEP)
- 3D model files:
tps77015dbvr-etched.step/tps77015dbvr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps77015dbvr.step/tps77015dbvr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (41 pp, sha256
5d7502386c6f6cd7, retrieved 2026-10-07, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).