main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 5h ago
viewers tps76933qdbvrq1: viewers · Ray 5h ago
package.json Publish 0.1.0 · Ray 5h ago
page.json Set visibility: public · Ray 5h ago
README.md Publish 0.1.0 · Ray 5h ago
tps76933qdbvrq1-etched.glb Publish 0.1.0 · Ray 5h ago
tps76933qdbvrq1-etched.step tps76933qdbvrq1: factory component page (tier=mfr) · Ray 5h ago
tps76933qdbvrq1-hero.glb tps76933qdbvrq1: hero GLB from the etched model (keeps the MPN mark) · Ray 5h ago
tps76933qdbvrq1-hero.overlay.json Publish 0.1.0 · Ray 5h ago
tps76933qdbvrq1.glb Publish 0.1.0 · Ray 5h ago
tps76933qdbvrq1.kicad_mod Publish 0.1.0 · Ray 5h ago
tps76933qdbvrq1.kicad_sym Publish 0.1.0 · Ray 5h ago
tps76933qdbvrq1.lbr Publish 0.1.0 · Ray 5h ago
tps76933qdbvrq1.step Publish 0.1.0 · Ray 5h ago
verification.json Verified: Published by the parts factory: tier mfr, 5 pins · Ray 5h ago

TPS76933QDBVRQ1

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-5

TPS76933QDBVRQ1 from Texas Instruments, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IN power_in Input pin: use the recommended input capacitor from Recommended Operating Conditions (CIN 1 µF), placed as close as possible to the IN and GND pins; new-chip input range is 2.5 V to 16 V with an absolute maximum of 18 V.
2 GND power_in Ground reference pin; all device voltages are referenced to GND.
3 EN input Active-low enable: driving EN low enables the device and driving it high disables it, with the low and high thresholds given in the Electrical Characteristics table; new-chip EN voltage range is 0 V to 16 V and EN is internally pulled up, so it must not float.
4 FB/NC unconnected For the fixed-voltage version this pin is no connection on the old chip and must not be connected on the new chip; for the adjustable version (TPS76901-Q1) it is the feedback input and must not be left floating.
5 OUT power_out Regulated output pin: use the recommended output capacitor from Recommended Operating Conditions (new chip COUT at least 2.2 µF with ESR from 0 to 3 Ω), placed as close as possible to the OUT and GND pins; maximum output current 100 mA.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-23-5
Category Power Management (PMIC)
Pins 5

CAD (KiCad official)

  • Symbol: TPS76933QDBVRQ1
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: tps76933qdbvrq1-etched.step / tps76933qdbvrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps76933qdbvrq1.step / tps76933qdbvrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (45 pp, sha256 50207086698c1025, retrieved 2026-11-05, tier: manufacturer)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF