component

TPS76815QDR

Public Made by Adom

by adom

Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)tps76815qdrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 29d ago
viewers tps76815qdr: viewers · Ray 29d ago
package.json Publish 0.1.0 · Ray 29d ago
page.json Set visibility: public · Ray 29d ago
README.md Publish 0.1.0 · Ray 29d ago
tps76815qdr-etched.glb tps76815qdr: factory component page (tier=lcsc) · Ray 29d ago
tps76815qdr-etched.step tps76815qdr: factory component page (tier=lcsc) · Ray 29d ago
tps76815qdr-hero.glb tps76815qdr: hero GLB from the etched model (keeps the MPN mark) · Ray 29d ago
tps76815qdr-hero.overlay.json Publish 0.1.0 · Ray 29d ago
tps76815qdr.glb Publish 0.1.0 · Ray 29d ago
tps76815qdr.kicad_mod Publish 0.1.0 · Ray 29d ago
tps76815qdr.kicad_sym Publish 0.1.0 · Ray 29d ago
tps76815qdr.lbr Publish 0.1.0 · Ray 29d ago
tps76815qdr.step Publish 0.1.0 · Ray 29d ago

TPS76815QDR

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOIC-8

TPS76815QDR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Regulator ground; all voltage values in the datasheet are referenced to this network ground terminal.
2 EN input Enable input; a TTL high signal shuts the regulator down, with high-level input at or above 1.7 V and low-level input at or below 0.9 V, and EN must be tied to ground if the shutdown feature is not used.
3 IN power_in Input voltage, specified for 2.7 V to 10 V with an absolute maximum of 13.5 V.
4 IN power_in Input voltage, specified for 2.7 V to 10 V with an absolute maximum of 13.5 V.
5 OUT power_out Regulated output voltage, delivering 0 to 1.0 A with an absolute maximum output voltage of 7 V, and requiring a 10 µF output capacitor with ESR between 60 mΩ and 1.5 Ω.
6 OUT power_out Regulated output voltage, delivering 0 to 1.0 A with an absolute maximum output voltage of 7 V, and requiring a 10 µF output capacitor with ESR between 60 mΩ and 1.5 Ω.
7 FB/NC unconnected No connect for the fixed-output options such as the TPS76815; it is the feedback input only on the adjustable TPS76801 (1.2 V to 5.5 V output).
8 PG output Open-drain power-good output that pulls low when VO falls to 92% to 98% of nominal, requires an external pullup, has a maximum voltage of 16.5 V, and gives a low output of 0.4 V maximum at 1 mA.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: TPS76815QDR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: tps76815qdr-etched.step / tps76815qdr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps76815qdr.step / tps76815qdr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (31 pp, sha256 742896d0a1cf7766, retrieved 2026-10-10, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF