main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 21h ago
viewers tps76718qdr: viewers · Ray 21h ago
package.json Publish 0.1.0 · Ray 21h ago
page.json Set visibility: public · Ray 21h ago
README.md Initial commit: component/tps76718qdr · Ray 21h ago
tps76718qdr-etched.glb tps76718qdr: factory component page (tier=lcsc) · Ray 21h ago
tps76718qdr-etched.step tps76718qdr: factory component page (tier=lcsc) · Ray 21h ago
tps76718qdr-hero.glb tps76718qdr: hero GLB from the etched model (keeps the MPN mark) · Ray 21m ago
tps76718qdr-hero.overlay.json Publish 0.1.0 · Ray 21h ago
tps76718qdr.glb Publish 0.1.0 · Ray 21h ago
tps76718qdr.kicad_mod Publish 0.1.0 · Ray 21h ago
tps76718qdr.kicad_sym Publish 0.1.0 · Ray 21h ago
tps76718qdr.lbr Publish 0.1.0 · Ray 21h ago
tps76718qdr.step Publish 0.1.0 · Ray 21h ago

TPS76718QDR

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOIC-8

TPS76718QDR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Regulator ground pin for the TPS76718Q SOIC-8 package.
2 EN input Enable input: a TTL high signal shuts down the regulator, and EN should be tied to ground if the shutdown feature is not used; absolute maximum range is -0.3 V to VI + 0.3 V.
3 IN power_in Input voltage pin; recommended input range is 2.7 V to 10 V, with absolute maximum input of 13.5 V, and VIN must be at least VOUT + VDO or 2.7 V, whichever is greater.
4 IN power_in Input voltage pin (second IN pin, electrically tied to pin 3); same 2.7 V to 10 V recommended range and 13.5 V absolute maximum.
5 OUT power_out Regulated output voltage pin; this fixed TPS76718 version outputs 1.8 V, with output current limited internally to approximately 1.7 A and rated 0 to 1.0 A.
6 OUT power_out Regulated output voltage pin (second OUT pin, electrically tied to pin 5); same 1.8 V fixed output and 0 to 1.0 A load range.
7 FB/NC input Feedback input for the adjustable version only; this is a no-connect on fixed-voltage options such as the TPS76718.
8 RESET output Open-drain RESET output that pulls low when the output drops to 92% to 98% of nominal; it requires a pullup resistor, and the maximum RESET voltage is 16.5 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: TPS76718QDR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: tps76718qdr-etched.step / tps76718qdr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps76718qdr.step / tps76718qdr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (37 pp, sha256 8fecf68765895723, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF