component

TPS75333QPWPR

Public Made by Adom

by adom

Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, HTSSOP-20-EP. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)tps75333qpwprfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 22d ago
viewers tps75333qpwpr: viewers · Ray 22d ago
package.json tps75333qpwpr: etched from the flattened plain STEP (service-occt 1.6.0, from the plain STEP) · Ray 17d ago
page.json tps75333qpwpr: etched from the flattened plain STEP (service-occt 1.6.0, from the plain STEP) · Ray 17d ago
README.md Publish 0.1.0 · Ray 22d ago
tps75333qpwpr-etched.glb tps75333qpwpr: etched from the flattened plain STEP (service-occt 1.6.0, from the plain STEP) · Ray 17d ago
tps75333qpwpr-etched.step tps75333qpwpr: etched from the flattened plain STEP (service-occt 1.6.0, from the plain STEP) · Ray 17d ago
tps75333qpwpr-hero.glb tps75333qpwpr: etched from the flattened plain STEP (service-occt 1.6.0, from the plain STEP) · Ray 17d ago
tps75333qpwpr-hero.overlay.json tps75333qpwpr: etched from the flattened plain STEP (service-occt 1.6.0, from the plain STEP) · Ray 17d ago
tps75333qpwpr.glb plain STEP: one free product with face colours (generated model was nested; tscircuit read it white) · Ray 17d ago
tps75333qpwpr.kicad_mod Publish 0.1.0 · Ray 22d ago
tps75333qpwpr.kicad_sym Publish 0.1.0 · Ray 22d ago
tps75333qpwpr.lbr Publish 0.1.0 · Ray 22d ago
tps75333qpwpr.step plain STEP: one free product with face colours (generated model was nested; tscircuit read it white) · Ray 17d ago

TPS75333QPWPR

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · HTSSOP-20-EP

TPS75333QPWPR from Texas Instruments, in a HTSSOP-20-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND/HEATSINK power_in Ground/heatsink terminal connected directly to the mount pad for thermal-enhanced operation; it can be connected to GND or left floating.
2 NC unconnected Not connected.
3 IN power_in Input voltage; the absolute maximum input voltage range is -0.3 V to +6 V, and an input bypass capacitor of 0.22 µF to 1 µF is recommended as close to the input pins as possible.
4 IN power_in Input voltage; the absolute maximum input voltage range is -0.3 V to +6 V, and an input bypass capacitor of 0.22 µF to 1 µF is recommended as close to the input pins as possible.
5 EN input Negative-polarity enable input: a logic-low level enables the regulator and a logic-high level shuts it down; the absolute maximum voltage at EN is -0.3 V to +16.5 V.
6 PG/RESET output On the TPS753xxQ (RESET version, which includes the 3.3 V TPS75333Q) this is an open-drain, active-low RESET output that goes high impedance 100 ms after VOUT reaches 95% of its regulated value and goes low when VOUT falls below 95%; it requires a pullup resistor and its maximum voltage is 16.5 V.
7 FB/SENSE input Sense input for the fixed-output options, which must be connected to the regulator output with the shortest possible connection to minimize noise pickup; it is the feedback input on the adjustable version only and is not internally connected there.
8 OUTPUT power_out Regulated output voltage; an output capacitor of at least 47 µF with ESR between 100 mΩ and 10 Ω is required from OUT to GND, and the absolute maximum voltage at OUT is 5.5 V.
9 OUTPUT power_out Regulated output voltage; an output capacitor of at least 47 µF with ESR between 100 mΩ and 10 Ω is required from OUT to GND, and the absolute maximum voltage at OUT is 5.5 V.
10 GND/HEATSINK power_in Ground/heatsink terminal connected directly to the mount pad for thermal-enhanced operation; it can be connected to GND or left floating.
11 GND/HEATSINK power_in Ground/heatsink terminal connected directly to the mount pad for thermal-enhanced operation; it can be connected to GND or left floating.
12 NC unconnected Not connected.
13 NC unconnected Not connected.
14 NC unconnected Not connected.
15 NC unconnected Not connected.
16 NC unconnected Not connected.
17 GND power_in Ground.
18 NC unconnected Not connected.
19 NC unconnected Not connected.
20 GND/HEATSINK power_in Ground/heatsink terminal connected directly to the mount pad for thermal-enhanced operation; it can be connected to GND or left floating.
21 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package HTSSOP-20-EP
Category Power Management (PMIC)
Pins 21

CAD (KiCad official)

  • Symbol: TPS75333QPWPR
  • Footprint: Package_SO:TSSOP-20-1EP_4.4x6.5mm_P0.65mm_EP2.15x3.35mm
  • 3D model: HTSSOP-20-EP, generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 1.2 mm nominal TSSOP height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
  • 3D model files: tps75333qpwpr-etched.step / tps75333qpwpr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps75333qpwpr.step / tps75333qpwpr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (33 pp, sha256 b617566af7058336, retrieved 2026-10-11, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF