component
TPS75101QPWPR
Public Made by Adomby adom
Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, HTSSOP-20-EP. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownTPS75101QPWPR
Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · HTSSOP-20-EP
TPS75101QPWPR from Texas Instruments, in a HTSSOP-20-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | GND/HEATSINK | power_in | Ground/heatsink terminal connected directly to the mount pad for thermal-enhanced operation; it can be connected to GND or left floating. |
| 2 | NC | unconnected | Not connected. |
| 3 | IN | power_in | Input voltage terminal with an absolute maximum VIN range of -0.3 V to +6 V; a 0.22 µF to 1 µF input bypass capacitor should be placed as close to the input pins as possible. |
| 4 | IN | power_in | Input voltage terminal with an absolute maximum VIN range of -0.3 V to +6 V; a 0.22 µF to 1 µF input bypass capacitor should be placed as close to the input pins as possible. |
| 5 | EN | input | Negative-polarity enable input: the device is enabled when EN is logic low and shut down when EN is logic high, with an absolute maximum EN voltage of -0.3 V to +16.5 V. |
| 6 | PG/RESET | output | On the TPS751xxQ this is an open-drain, active-high power-good output that goes high impedance when VOUT reaches 83% of the regulated voltage, requires a pullup resistor, and has a 16.5 V maximum rating. |
| 7 | FB/SENSE | input | On the adjustable TPS75101 this is the feedback input that sets the output voltage (programmable from 1.5 V to 5 V) against the internal 1.1834 V reference; on fixed-output versions it is the SENSE input and must connect to the output as short as possible. |
| 8 | OUTPUT | power_out | Regulated output voltage with an absolute maximum OUT voltage range of 5.5 V; an output capacitor of at least 47 µF with ESR between 100 mΩ and 10 Ω is required between OUT and GND. |
| 9 | OUTPUT | power_out | Regulated output voltage with an absolute maximum OUT voltage range of 5.5 V; an output capacitor of at least 47 µF with ESR between 100 mΩ and 10 Ω is required between OUT and GND. |
| 10 | GND/HEATSINK | power_in | Ground/heatsink terminal connected directly to the mount pad for thermal-enhanced operation; it can be connected to GND or left floating. |
| 11 | GND/HEATSINK | power_in | Ground/heatsink terminal connected directly to the mount pad for thermal-enhanced operation; it can be connected to GND or left floating. |
| 12 | NC | unconnected | Not connected. |
| 13 | NC | unconnected | Not connected. |
| 14 | NC | unconnected | Not connected. |
| 15 | NC | unconnected | Not connected. |
| 16 | NC | unconnected | Not connected. |
| 17 | GND | power_in | Ground reference pin for the regulator. |
| 18 | NC | unconnected | Not connected. |
| 19 | NC | unconnected | Not connected. |
| 20 | GND/HEATSINK | power_in | Ground/heatsink terminal connected directly to the mount pad for thermal-enhanced operation; it can be connected to GND or left floating. |
| 21 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | HTSSOP-20-EP |
| Category | Power Management (PMIC) |
| Pins | 21 |
CAD (KiCad official)
- Symbol:
TPS75101QPWPR - Footprint:
Package_SO:TSSOP-20-1EP_4.4x6.5mm_P0.65mm_EP2.15x3.35mm - 3D model: HTSSOP-20-EP, generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 1.2 mm nominal TSSOP height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
- 3D model files:
tps75101qpwpr-etched.step/tps75101qpwpr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps75101qpwpr.step/tps75101qpwpr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (33 pp, sha256
b617566af7058336, retrieved 2026-10-11, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).