main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs tps74633pqwdrvrq1: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 2d ago
viewers tps74633pqwdrvrq1: viewers · Ray 11d ago
package.json Publish 0.1.0 · Ray 11d ago
page.json Set visibility: public · Ray 11d ago
README.md Initial commit: component/tps74633pqwdrvrq1 · Ray 11d ago
tps74633pqwdrvrq1-etched.fit.json tps74633pqwdrvrq1: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 2d ago
tps74633pqwdrvrq1-etched.glb tps74633pqwdrvrq1: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 2d ago
tps74633pqwdrvrq1-etched.step tps74633pqwdrvrq1: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 2d ago
tps74633pqwdrvrq1.glb Publish 0.1.0 · Ray 11d ago
tps74633pqwdrvrq1.kicad_mod Publish 0.1.0 · Ray 11d ago
tps74633pqwdrvrq1.kicad_sym Publish 0.1.0 · Ray 11d ago
tps74633pqwdrvrq1.lbr Publish 0.1.0 · Ray 11d ago
tps74633pqwdrvrq1.step Publish 0.1.0 · Ray 11d ago

TPS74633PQWDRVRQ1

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · WSON-6-EP(2x2)

TPS74633PQWDRVRQ1 from Texas Instruments, in a WSON-6-EP(2x2). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT power_out Regulated output voltage pin; capacitor of 0.47µF minimum is required from OUT to ground for stability; use ceramic X5R or X7R type for best transient response; place output capacitor close to the output of the device.
2 NC unconnected No internal connection; ground this pin for better thermal performance.
3 GND power_in Ground pin; electrically connected to the thermal pad.
4 EN input Enable input pin; drive EN greater than VEN(HI)=1.0V to turn on the regulator; drive EN less than VEN(LO)=0.3V to put the LDO into shutdown mode.
5 PG output Power-good output pin available in open-drain and push-pull topologies; pullup resistor required for open-drain version; ground or leave floating if not used for open-drain; leave floating if not used for push-pull.
6 IN power_in Input supply pin accepting 1.5V to 6.0V; use 1µF or larger ceramic capacitor from IN to ground for best transient response and to minimize input impedance; place input capacitor close to the output of the device.
7 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WSON-6-EP(2x2)
Category Power Management (PMIC)
Pins 7

CAD (KiCad official)

  • Symbol: TPS74633PQWDRVRQ1
  • Footprint: Package_SON:WSON-6-1EP_2x2mm_P0.65mm_EP1x1.6mm
  • 3D model: WSON-6-EP(2x2) (KiCad packages3D, STEP)
  • 3D model files: tps74633pqwdrvrq1-etched.step / tps74633pqwdrvrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps74633pqwdrvrq1.step / tps74633pqwdrvrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (48 pp, sha256 184c3108e6b0527b, retrieved 2026-09-23, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF