main
Download ZIP Propose a change
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 23h ago
viewers tps74613pqwdrbrq1: viewers · Ray 23h ago
package.json Publish 0.1.0 · Ray 23h ago
page.json Set visibility: public · Ray 23h ago
README.md Initial commit: component/tps74613pqwdrbrq1 · Ray 23h ago
tps74613pqwdrbrq1-etched.glb tps74613pqwdrbrq1: factory component page (tier=lcsc) · Ray 23h ago
tps74613pqwdrbrq1-etched.step tps74613pqwdrbrq1: factory component page (tier=lcsc) · Ray 23h ago
tps74613pqwdrbrq1-hero.glb tps74613pqwdrbrq1: hero GLB from the etched model (keeps the MPN mark) · Ray 1h ago
tps74613pqwdrbrq1-hero.overlay.json Publish 0.1.0 · Ray 23h ago
tps74613pqwdrbrq1.glb Publish 0.1.0 · Ray 23h ago
tps74613pqwdrbrq1.kicad_mod Publish 0.1.0 · Ray 23h ago
tps74613pqwdrbrq1.kicad_sym Publish 0.1.0 · Ray 23h ago
tps74613pqwdrbrq1.lbr Publish 0.1.0 · Ray 23h ago
tps74613pqwdrbrq1.step Publish 0.1.0 · Ray 23h ago

TPS74613PQWDRBRQ1

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SON-8-EP(3x3)

TPS74613PQWDRBRQ1 from Texas Instruments, in a SON-8-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT power_out Regulated output voltage pin; a capacitor is required from OUT to ground for stability, and 1 µF or larger ceramic (0.47 µF minimum derated) is recommended, placed as close to the device as possible.
2 NC unconnected No internal connection; ground this pin for better thermal performance.
3 NC unconnected No internal connection; ground this pin for better thermal performance.
4 GND power_in Ground pin, electrically connected to the thermal pad and the GND node.
5 EN input Enable pin: drive EN above VEN(HI) to turn on the regulator and below VEN(LO) to put the LDO into shutdown; EN is rated 0 V to 6.0 V.
6 PG output Power-good output available in open-drain or push-pull topology; open-drain versions require a pullup resistor, and PG is rated 0 V to 6.0 V with ±10 mA maximum current.
7 NC unconnected No internal connection; ground this pin for better thermal performance.
8 IN power_in Input supply pin; use the recommended 1 µF or larger ceramic capacitor from IN to ground, placed as close to the device as possible, and the input range is 1.5 V to 6.0 V.
9 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SON-8-EP(3x3)
Category Power Management (PMIC)
Pins 9

CAD (KiCad official)

  • Symbol: TPS74613PQWDRBRQ1
  • Footprint: Package_SON:WSON-8-1EP_3x3mm_P0.5mm_EP1.6x2.0mm
  • 3D model: SON-8-EP(3x3) (KiCad packages3D, STEP)
  • 3D model files: tps74613pqwdrbrq1-etched.step / tps74613pqwdrbrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps74613pqwdrbrq1.step / tps74613pqwdrbrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (48 pp, sha256 184c3108e6b0527b, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF