main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 22h ago
viewers tps74610pqwdrvrq1: viewers · Ray 22h ago
package.json Publish 0.1.0 · Ray 22h ago
page.json Set visibility: public · Ray 22h ago
README.md Initial commit: component/tps74610pqwdrvrq1 · Ray 22h ago
tps74610pqwdrvrq1-etched.glb tps74610pqwdrvrq1: factory component page (tier=lcsc) · Ray 22h ago
tps74610pqwdrvrq1-etched.step tps74610pqwdrvrq1: factory component page (tier=lcsc) · Ray 22h ago
tps74610pqwdrvrq1-hero.glb tps74610pqwdrvrq1: hero GLB from the etched model (keeps the MPN mark) · Ray 24m ago
tps74610pqwdrvrq1-hero.overlay.json Publish 0.1.0 · Ray 22h ago
tps74610pqwdrvrq1.glb Publish 0.1.0 · Ray 22h ago
tps74610pqwdrvrq1.kicad_mod Publish 0.1.0 · Ray 22h ago
tps74610pqwdrvrq1.kicad_sym Publish 0.1.0 · Ray 22h ago
tps74610pqwdrvrq1.lbr Publish 0.1.0 · Ray 22h ago
tps74610pqwdrvrq1.step Publish 0.1.0 · Ray 22h ago

TPS74610PQWDRVRQ1

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · WSON-6(2x2)

TPS74610PQWDRVRQ1 from Texas Instruments, in a WSON-6(2x2). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT power_out Regulated output voltage pin that requires a capacitor from OUT to ground for stability; COUT ranges from 1 µF to 220 µF, and a minimum derated capacitance of 0.47 µF is required.
2 NC unconnected No internal connection; the datasheet says to ground this pin for better thermal performance.
3 GND power_in Ground pin, also electrically connected to the thermal pad, which should be connected to the GND plane for improved thermal performance.
4 EN input Enable pin; drive above VEN(HI) to turn on the regulator and below VEN(LO) to put the LDO into shutdown, with VEN rated 0 V to 6.0 V.
5 PG output Power-good output; this open-drain version requires a pullup resistor, should be grounded or left floating if unused, and is rated VPG 0 V to 6.0 V with IPG limited to ±10 mA.
6 IN power_in Input pin; use the recommended ceramic capacitor from IN to ground (CIN minimum 1 µF) placed as close to the device as possible, with VIN rated 1.5 V to 6.0 V.
7 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WSON-6(2x2)
Category Power Management (PMIC)
Pins 7

CAD (KiCad official)

  • Symbol: TPS74610PQWDRVRQ1
  • Footprint: Package_SON:WSON-6-1EP_2x2mm_P0.65mm_EP1x1.6mm
  • 3D model: WSON-6(2x2) (KiCad packages3D, STEP)
  • 3D model files: tps74610pqwdrvrq1-etched.step / tps74610pqwdrvrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps74610pqwdrvrq1.step / tps74610pqwdrvrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (48 pp, sha256 184c3108e6b0527b, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF