component
TPS74601PDRVT
Public Made by Adomby adom
Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, WSON-6-EP(2x2). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownTPS74601PDRVT
Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · WSON-6-EP(2x2)
TPS74601PDRVT from Texas Instruments, in a WSON-6-EP(2x2). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OUT | power_out | Regulated output voltage pin capable of 0-1 A output current at 0.55-5.5 V; requires output capacitor (≥0.47 µF) to GND for stability. |
| 2 | FB | input | Feedback pin for control loop error amplifier with reference voltage (VFB) of 0.55 V; external resistor divider sets output voltage from 0.55 V to 5.5 V. |
| 3 | GND | power_in | Ground pin; connect thermal pad to large area GND plane for improved thermal performance. |
| 4 | EN | input | Enable input pin; drive greater than VEN(HI) = 1.0 V to enable regulator, or less than VEN(LO) = 0.3 V to disable; toggle frequency up to 10 kHz. |
| 5 | PG | output | Open-drain power-good output that pulls low when VOUT < PGLTH (87-93% of VOUT) or releases to high-impedance when VOUT > PGHTH (89-95% of VOUT); can sink up to 1 mA. |
| 6 | IN | power_in | Input supply pin accepting 1.5 V to 6.0 V; place input capacitor (≥1 µF) close to device for best transient response and minimized input impedance. |
| 7 | Thermal Pad | passive | Exposed thermal pad for heat dissipation; must be soldered to large area GND plane with plated vias for thermal conductance. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | WSON-6-EP(2x2) |
| Category | Power Management (PMIC) |
| Pins | 7 |
CAD (KiCad official)
- Symbol:
TPS74601PDRVT - Footprint:
Package_SON:WSON-6-1EP_2x2mm_P0.65mm_EP1x1.6mm - 3D model: WSON-6-EP(2x2) (KiCad packages3D, STEP)
- 3D model files:
tps74601pdrvt-etched.step/tps74601pdrvt-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps74601pdrvt.step/tps74601pdrvt.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (35 pp, sha256
ed98532d4b1bf5b4, retrieved 2026-09-27, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-4-6(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).