component

TPS74550PQWDRVRQ1

Public Made by Adom

by adom

Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, WSON-6-EP(2x2). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)tps74550pqwdrvrq1factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs tps74550pqwdrvrq1: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
viewers tps74550pqwdrvrq1: viewers · Ray 4d ago
package.json Publish 0.1.0 · Ray 4d ago
page.json Set visibility: public · Ray 4d ago
README.md Initial commit: component/tps74550pqwdrvrq1 · Ray 4d ago
tps74550pqwdrvrq1-etched.fit.json tps74550pqwdrvrq1: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
tps74550pqwdrvrq1-etched.glb tps74550pqwdrvrq1: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
tps74550pqwdrvrq1-etched.step tps74550pqwdrvrq1: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
tps74550pqwdrvrq1.glb Publish 0.1.0 · Ray 4d ago
tps74550pqwdrvrq1.kicad_mod Publish 0.1.0 · Ray 4d ago
tps74550pqwdrvrq1.kicad_sym Publish 0.1.0 · Ray 4d ago
tps74550pqwdrvrq1.lbr Publish 0.1.0 · Ray 4d ago
tps74550pqwdrvrq1.step Publish 0.1.0 · Ray 4d ago

TPS74550PQWDRVRQ1

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · WSON-6-EP(2x2)

TPS74550PQWDRVRQ1 from Texas Instruments, in a WSON-6-EP(2x2). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT power_out Regulated output voltage pin; minimum derated capacitance of 0.47 µF required to ground for stability.
2 NC unconnected No internal connection; ground this pin for improved thermal performance.
3 GND power_in Ground pin; thermal pad is electrically connected to GND node for improved thermal performance.
4 EN input Enable input; drive EN greater than VEN(HI) to turn on regulator or less than VEN(LO) for shutdown (voltage range 0-6.0V).
5 PG tri_state Open-drain power-good output with 150-µs delay; pull-up resistor required for active use; ground or leave floating if unused.
6 IN power_in Input supply pin for 1.5V to 6.0V input voltage range; place input capacitor (≥1 µF ceramic) as close as possible to minimize impedance.
7 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WSON-6-EP(2x2)
Category Power Management (PMIC)
Pins 7

CAD (KiCad official)

  • Symbol: TPS74550PQWDRVRQ1
  • Footprint: Package_SON:WSON-6-1EP_2x2mm_P0.65mm_EP1x1.6mm
  • 3D model: WSON-6-EP(2x2) (KiCad packages3D, STEP)
  • 3D model files: tps74550pqwdrvrq1-etched.step / tps74550pqwdrvrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps74550pqwdrvrq1.step / tps74550pqwdrvrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (48 pp, sha256 434ed7c32560a28e, retrieved 2026-10-01, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF