← Commit history

Initial commit: component/tps74550pqwdrvrq1

Ray ·d0d6067281 ·4d ago
2 files changed +195
README.mdadded+44
@@ -0,0 +1,44 @@+# TPS74550PQWDRVRQ1++**Texas Instruments** · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · WSON-6-EP(2x2)++TPS74550PQWDRVRQ1 from Texas Instruments, in a WSON-6-EP(2x2). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | OUT | power_out | Regulated output voltage pin; minimum derated capacitance of 0.47 µF required to ground for stability. |+| 2 | NC | unconnected | No internal connection; ground this pin for improved thermal performance. |+| 3 | GND | power_in | Ground pin; thermal pad is electrically connected to GND node for improved thermal performance. |+| 4 | EN | input | Enable input; drive EN greater than VEN(HI) to turn on regulator or less than VEN(LO) for shutdown (voltage range 0-6.0V). |+| 5 | PG | tri_state | Open-drain power-good output with 150-µs delay; pull-up resistor required for active use; ground or leave floating if unused. |+| 6 | IN | power_in | Input supply pin for 1.5V to 6.0V input voltage range; place input capacitor (≥1 µF ceramic) as close as possible to minimize impedance. |+| 7 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | WSON-6-EP(2x2) |+| Category | Power Management (PMIC) |+| Pins | 7 |++## CAD (KiCad official)++- Symbol: `TPS74550PQWDRVRQ1`+- Footprint: `Package_SON:WSON-6-1EP_2x2mm_P0.65mm_EP1x1.6mm`+- 3D model: WSON-6-EP(2x2) (KiCad packages3D, STEP)+- 3D model files: `tps74550pqwdrvrq1-etched.step` / `tps74550pqwdrvrq1-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `tps74550pqwdrvrq1.step` / `tps74550pqwdrvrq1.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/tps745-q1) (48 pp, sha256 `434ed7c32560a28e`, retrieved 2026-10-01, tier: lcsc)+- **Datasheet language:** Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-4-5-20251001` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/tps74550pqwdrvrq1-datasheet.pdf)
page.jsonadded+151
@@ -0,0 +1,151 @@+{+  "slug": "tps74550pqwdrvrq1",+  "version": "0.1.0",+  "type": "component",+  "description": "Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, WSON-6-EP(2x2). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "power management (pmic)",+    "tps74550pqwdrvrq1",+    "factory-2.0.0",+    "extractor-text"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "tps74550pqwdrvrq1.kicad_sym",+    "tps74550pqwdrvrq1.kicad_mod",+    "tps74550pqwdrvrq1.glb",+    "tps74550pqwdrvrq1.step",+    "tps74550pqwdrvrq1.lbr",+    "docs/hero.png",+    "docs/tps74550pqwdrvrq1-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html"+  ],+  "component": {+    "mpn": "TPS74550PQWDRVRQ1",+    "manufacturer": "Texas Instruments",+    "package": "WSON-6-EP(2x2)",+    "pin_count": 7,+    "category": "Power Management (PMIC)",+    "subcategory": "Voltage Regulators - Linear, Low Drop Out (LDO) Regulators",+    "datasheet": "https://www.ti.com/cn/lit/gpn/tps745-q1",+    "parts": {+      "symbol": "tps74550pqwdrvrq1.kicad_sym",+      "footprint": "tps74550pqwdrvrq1.kicad_mod",+      "model_3d": "tps74550pqwdrvrq1-etched.glb",+      "model_3d_plain": "tps74550pqwdrvrq1.glb",+      "model_3d_step": "tps74550pqwdrvrq1-etched.step",+      "model_3d_step_plain": "tps74550pqwdrvrq1.step",+      "lbr": "tps74550pqwdrvrq1.lbr"+    },+    "distributor_links": {+      "lcsc": "C2865858",+      "digikey": "296-TPS74550PQWDRVRQ1TR-ND",+      "mouser": "595-PS74550PQWDRVRQ1"+    },+    "distributor_check": {+      "checked_at": "2026-10-01T07:15:48Z",+      "source": "Component Ocean /api/assign-pns",+      "digikey": {+        "pn": "296-TPS74550PQWDRVRQ1TR-ND",+        "status": "found"+      },+      "mouser": {+        "pn": "595-PS74550PQWDRVRQ1",+        "status": "found"+      }+    },+    "pins": [+      {+        "number": "1",+        "name": "OUT",+        "type": "power_out",+        "description": "Regulated output voltage pin; minimum derated capacitance of 0.47 µF required to ground for stability."+      },+      {+        "number": "2",+        "name": "NC",+        "type": "unconnected",+        "description": "No internal connection; ground this pin for improved thermal performance."+      },+      {+        "number": "3",+        "name": "GND",+        "type": "power_in",+        "description": "Ground pin; thermal pad is electrically connected to GND node for improved thermal performance."+      },+      {+        "number": "4",+        "name": "EN",+        "type": "input",+        "description": "Enable input; drive EN greater than VEN(HI) to turn on regulator or less than VEN(LO) for shutdown (voltage range 0-6.0V)."+      },+      {+        "number": "5",+        "name": "PG",+        "type": "tri_state",+        "description": "Open-drain power-good output with 150-µs delay; pull-up resistor required for active use; ground or leave floating if unused."+      },+      {+        "number": "6",+        "name": "IN",+        "type": "power_in",+        "description": "Input supply pin for 1.5V to 6.0V input voltage range; place input capacitor (≥1 µF ceramic) as close as possible to minimize impedance."+      },+      {+        "number": "7",+        "name": "EP",+        "type": "passive",+        "description": "Exposed pad (from the footprint; not named in the datasheet pin table)."+      }+    ],+    "provenance": {+      "extractor": "extract_pins 0.3",+      "factory_chain": {+        "factory": "2.0.0",+        "extractor": "extract_pins 0.3",+        "primary_model": "claude-haiku-4-5-20251001",+        "primary_mode": "text",+        "consensus_model": "claude-sonnet-5-5",+        "consensus": "agreed",+        "guards": "pin_guards 0.1: passed",+        "guard_notes": [+          "exposed pad 7 added from the footprint"+        ],+        "pages_sent": 10,+        "cost_usd": 0.1239,+        "at": "2026-10-01T07:15:29"+      },+      "datasheet": {+        "url": "https://www.ti.com/cn/lit/gpn/tps745-q1",+        "pages": 48,+        "sha256": "434ed7c32560a28e",+        "source_tier": "lcsc"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 7,+        "described": 7,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    }+  },+  "visibility": "public",+  "org": "adom",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file