component
TPS74518PQWDRVRQ1
Public Made by Adomby adom
Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, WSON-6-EP(2x2). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownTPS74518PQWDRVRQ1
Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · WSON-6-EP(2x2)
TPS74518PQWDRVRQ1 from Texas Instruments, in a WSON-6-EP(2x2). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OUT | power_out | Regulated output voltage pin; a capacitor from OUT to ground is required for stability, with at least 1 µF (0.47 µF derated minimum) and up to 220 µF of output capacitance, placed as close to the device as possible. |
| 2 | NC | unconnected | No internal connection; the datasheet says to ground this pin for better thermal performance. |
| 3 | GND | power_in | Ground pin, electrically connected to the thermal pad and the GND node. |
| 4 | EN | input | Enable pin: drive above VEN(HI) to turn the regulator on and below VEN(LO) to put the LDO into shutdown; the enable voltage range is 0 V to 6.0 V. |
| 5 | PG | output | Power-good output; for this open-drain (no 'v' topology code in the ordering number, 150-µs delay) version a pullup resistor is required, the PG voltage range is 0 V to 6.0 V and PG current is limited to ±10 mA. |
| 6 | IN | power_in | Input pin supplying the LDO; the input voltage range is 1.5 V to 6.0 V, and a ceramic capacitor from IN to ground (at least 1 µF) should be placed as close to the device as possible. |
| 7 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | WSON-6-EP(2x2) |
| Category | Power Management (PMIC) |
| Pins | 7 |
CAD (KiCad official)
- Symbol:
TPS74518PQWDRVRQ1 - Footprint:
Package_SON:WSON-6-1EP_2x2mm_P0.65mm_EP1x1.6mm - 3D model: WSON-6-EP(2x2) (KiCad packages3D, STEP)
- 3D model files:
tps74518pqwdrvrq1-etched.step/tps74518pqwdrvrq1-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps74518pqwdrvrq1.step/tps74518pqwdrvrq1.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (48 pp, sha256
434ed7c32560a28e, retrieved 2026-10-11, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).