main
Download ZIP Propose a change
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 20d ago
viewers tps74515pqwdrbrq1: viewers · Ray 20d ago
package.json Publish 0.1.0 · Ray 20d ago
page.json Set visibility: public · Ray 20d ago
README.md Publish 0.1.0 · Ray 20d ago
tps74515pqwdrbrq1-etched.glb tps74515pqwdrbrq1: factory component page (tier=lcsc) · Ray 20d ago
tps74515pqwdrbrq1-etched.step tps74515pqwdrbrq1: factory component page (tier=lcsc) · Ray 20d ago
tps74515pqwdrbrq1-hero.glb tps74515pqwdrbrq1: hero GLB from the etched model (keeps the MPN mark) · Ray 20d ago
tps74515pqwdrbrq1-hero.overlay.json Publish 0.1.0 · Ray 20d ago
tps74515pqwdrbrq1.glb Publish 0.1.0 · Ray 20d ago
tps74515pqwdrbrq1.kicad_mod Publish 0.1.0 · Ray 20d ago
tps74515pqwdrbrq1.kicad_sym Publish 0.1.0 · Ray 20d ago
tps74515pqwdrbrq1.lbr Publish 0.1.0 · Ray 20d ago
tps74515pqwdrbrq1.step Publish 0.1.0 · Ray 20d ago

TPS74515PQWDRBRQ1

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · WSON-8-EP(3x3)

TPS74515PQWDRBRQ1 from Texas Instruments, in a WSON-8-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT power_out Regulated output voltage pin that requires a capacitor from OUT to ground for stability, with 1 µF to 220 µF recommended (minimum derated capacitance 0.47 µF).
2 NC unconnected No internal connection; ground this pin for better thermal performance.
3 NC unconnected No internal connection; ground this pin for better thermal performance.
4 GND power_in Ground pin; the thermal pad is electrically connected to the GND node and should be connected to the GND plane.
5 EN input Enable pin: drive above VEN(HI) to turn the regulator on and below VEN(LO) to put the LDO into shutdown; VEN rated 0 V to 6.0 V.
6 PG output Power-good output; this device version is open-drain, so a pullup resistor is required, and VPG is rated 0 V to 6.0 V with IPG limited to ±10 mA.
7 NC unconnected No internal connection; ground this pin for better thermal performance.
8 IN power_in Input pin: use the recommended ceramic capacitor (minimum 1 µF) from IN to ground placed as close to the device as possible; VIN range is 1.5 V to 6.0 V.
9 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WSON-8-EP(3x3)
Category Power Management (PMIC)
Pins 9

CAD (KiCad official)

  • Symbol: TPS74515PQWDRBRQ1
  • Footprint: Package_SON:WSON-8-1EP_3x3mm_P0.5mm_EP1.6x2.0mm
  • 3D model: WSON-8-EP(3x3) (KiCad packages3D, STEP)
  • 3D model files: tps74515pqwdrbrq1-etched.step / tps74515pqwdrbrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps74515pqwdrbrq1.step / tps74515pqwdrbrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (48 pp, sha256 434ed7c32560a28e, retrieved 2026-10-09, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF