Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

main

Generated by kicad-footprint-generator · KiCad file format 20260206

Name	Last commit message	Last updated
docs	Publish 0.1.0 · Ray	1d ago
viewers	tps745105pqwdrvrq1: viewers · Ray	1d ago
package.json	Publish 0.1.0 · Ray	1d ago
page.json	Set visibility: public · Ray	1d ago
README.md	Initial commit: component/tps745105pqwdrvrq1 · Ray	1d ago
tps745105pqwdrvrq1-etched.glb	tps745105pqwdrvrq1: factory component page (tier=lcsc) · Ray	1d ago
tps745105pqwdrvrq1-etched.step	tps745105pqwdrvrq1: factory component page (tier=lcsc) · Ray	1d ago
tps745105pqwdrvrq1-hero.glb	tps745105pqwdrvrq1: hero GLB from the etched model (keeps the MPN mark) · Ray	3h ago
tps745105pqwdrvrq1-hero.overlay.json	Publish 0.1.0 · Ray	1d ago
tps745105pqwdrvrq1.glb	Publish 0.1.0 · Ray	1d ago
tps745105pqwdrvrq1.kicad_mod	Publish 0.1.0 · Ray	1d ago
tps745105pqwdrvrq1.kicad_sym	Publish 0.1.0 · Ray	1d ago
tps745105pqwdrvrq1.lbr	Publish 0.1.0 · Ray	1d ago
tps745105pqwdrvrq1.step	Publish 0.1.0 · Ray	1d ago

TPS745105PQWDRVRQ1

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · WSON-6-EP(2x2)

TPS745105PQWDRVRQ1 from Texas Instruments, in a WSON-6-EP(2x2). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin	Name	Type	Function
1	OUT	power_out	Regulated output voltage pin that requires a capacitor from OUT to ground for stability, using the recommended value or larger ceramic capacitor (COUT range 1 µF to 220 µF, minimum derated 0.47 µF) placed as close to the device as possible.
2	NC	unconnected	No internal connection on the fixed-voltage DRV package; the datasheet recommends grounding this pin for better thermal performance.
3	GND	power_in	Ground pin.
4	EN	input	Enable input: drive above VEN(HI) to turn on the regulator and below VEN(LO) to place the LDO in shutdown, with VEN rated 0 V to 6.0 V.
5	PG	output	Power-good output; this part has no push-pull suffix so it is an open-drain output that requires a pull-up resistor, and if power-good is unused it should be grounded or left floating (VPG rated 0 V to 6.0 V, IPG limited to ±10 mA).
6	IN	power_in	Input supply pin with a rated input voltage of 1.5 V to 6.0 V; use the recommended value (1 µF minimum) or larger ceramic capacitor from IN to ground, placed as close to the device as possible.
7	EP	passive	Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter	Value
Manufacturer	Texas Instruments
Package	WSON-6-EP(2x2)
Category	Power Management (PMIC)
Pins	7

CAD (KiCad official)

Symbol: TPS745105PQWDRVRQ1
Footprint: Package_SON:WSON-6-1EP_2x2mm_P0.65mm_EP1x1.6mm
3D model: WSON-6-EP(2x2) (KiCad packages3D, STEP)
3D model files: tps745105pqwdrvrq1-etched.step / tps745105pqwdrvrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps745105pqwdrvrq1.step / tps745105pqwdrvrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

Datasheet: Texas Instruments datasheet (48 pp, sha256 434ed7c32560a28e, retrieved 2026-10-07, tier: lcsc)
Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF