main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 5h ago
viewers tps73730drbr: viewers · Ray 5h ago
package.json Publish 0.1.0 · Ray 5h ago
page.json Set visibility: public · Ray 5h ago
README.md Initial commit: component/tps73730drbr · Ray 5h ago
tps73730drbr-etched.glb tps73730drbr: factory component page (tier=lcsc) · Ray 5h ago
tps73730drbr-etched.step tps73730drbr: factory component page (tier=lcsc) · Ray 5h ago
tps73730drbr-hero.glb Publish 0.1.0 · Ray 5h ago
tps73730drbr-hero.overlay.json Publish 0.1.0 · Ray 5h ago
tps73730drbr.glb Publish 0.1.0 · Ray 5h ago
tps73730drbr.kicad_mod Publish 0.1.0 · Ray 5h ago
tps73730drbr.kicad_sym Publish 0.1.0 · Ray 5h ago
tps73730drbr.lbr Publish 0.1.0 · Ray 5h ago
tps73730drbr.step Publish 0.1.0 · Ray 5h ago

TPS73730DRBR

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · VSON-8-EP(3x3)

TPS73730DRBR from Texas Instruments, in a VSON-8-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT output Regulated regulator output requiring ≥1.0μF external capacitor for stability.
2 N/C unconnected No internal connection.
3 NR passive Noise reduction pin with internal 27kΩ series resistor for RC low-pass filtering of output noise in fixed-voltage versions.
4 GND power_in Ground connection with exposed thermal pad.
5 EN input Enable input requiring ≥1.7V to enable operation and ≤0.5V to enter shutdown mode; cannot be left floating.
6 N/C unconnected No internal connection.
7 N/C unconnected No internal connection.
8 IN power_in Unregulated input power supply requiring 2.2V to 5.5V operating voltage.
9 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VSON-8-EP(3x3)
Category Power Management (PMIC)
Pins 9

CAD (KiCad official)

  • Symbol: TPS73730DRBR
  • Footprint: Package_SON:VSON-8-1EP_3x3mm_P0.65mm_EP1.6x2.4mm
  • 3D model: VSON-8-EP(3x3), generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 0.9 mm nominal VQFN height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
  • 3D model files: tps73730drbr-etched.step / tps73730drbr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps73730drbr.step / tps73730drbr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (50 pp, sha256 08f33fd828893563, retrieved 2026-10-07, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF