component

TPS73632DBVR

Public Made by Adom

by adom

Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-23-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)tps73632dbvrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1mo ago
viewers tps73632dbvr: viewers · Ray 1mo ago
package.json Publish 0.1.0 · Ray 1mo ago
page.json tps73632dbvr: specified limits as data (metadata.characteristics, 26 rows from the datasheet) · Ray 26d ago
README.md tps73632dbvr: specified limits as data (metadata.characteristics, 26 rows from the datasheet) · Ray 26d ago
tps73632dbvr-etched.glb tps73632dbvr: factory component page (tier=lcsc) · Ray 1mo ago
tps73632dbvr-etched.step tps73632dbvr: factory component page (tier=lcsc) · Ray 1mo ago
tps73632dbvr-hero.glb tps73632dbvr: hero GLB from the etched model (keeps the MPN mark) · Ray 1mo ago
tps73632dbvr-hero.overlay.json Publish 0.1.0 · Ray 1mo ago
tps73632dbvr.glb Publish 0.1.0 · Ray 1mo ago
tps73632dbvr.kicad_mod Publish 0.1.0 · Ray 1mo ago
tps73632dbvr.kicad_sym Publish 0.1.0 · Ray 1mo ago
tps73632dbvr.lbr Publish 0.1.0 · Ray 1mo ago
tps73632dbvr.step Publish 0.1.0 · Ray 1mo ago

TPS73632DBVR

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-5

TPS73632DBVR from Texas Instruments, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IN power_in Input supply pin; the regulator operates from 1.7 V to 5.5 V, with an absolute maximum of -0.3 V to 6 V.
2 GND power_in Ground pin, which must be connected to the board ground plane and used as the return for the input and output bypass capacitors.
3 EN input Active-high enable; driving it above 1.7 V turns the regulator on and driving it below 0.5 V puts it in shutdown, and it may be tied to IN if shutdown is not needed.
4 NR passive Noise-reduction pin on fixed-voltage versions only; an external capacitor (0.01 µF in the datasheet example) from NR to GND bypasses the internal bandgap noise and lowers output noise.
5 OUT power_out Regulator output, which is stable without any output capacitor; the output current is rated up to 400 mA and the absolute maximum output voltage is 5.5 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-23-5
Category Power Management (PMIC)
Pins 5

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
输入电压范围 VIN VIN 1.7 5.5 V 6
输出电压准确度（标称值） -0.5 0.5 % TJ = 25°C 6
输出电压准确度（全范围） -1 0.5 1 % VOUT + 0.5V ≤ VIN ≤ 5.5V；10mA ≤ IOUT ≤ 400mA 6
压降电压 VDO VDO 75 200 mV VIN = VOUT(nom) - 0.1V；IOUT = 400mA 6
输出电流限制 ICL（传统器件） ICL 400 650 800 mA VOUT = 0.9 × VOUT(nom)；传统器件 6
输出电流限制 ICL（传统器件，0℃至70℃） ICL 500 800 mA 3.6V ≤ VIN ≤ 4.2V，0℃ ≤ TJ ≤ 70℃；传统器件 6
输出电流限制 ICL（新器件） ICL 500 800 mA VOUT = 0.9 × VOUT(nom)；新器件 6
短路电流 ISC ISC 450 mA VOUT = 0V 6
反向漏电流 IREV IREV 0.1 10 µA VEN ≤ 0.5V，0V ≤ VIN ≤ VOUT 6
接地引脚电流 IGND（IOUT = 10mA，传统器件） IGND 400 550 µA IOUT = 10mA (IQ)；传统器件 6
接地引脚电流 IGND（IOUT = 10mA，新器件） IGND 400 630 µA IOUT = 10mA (IQ)；新器件 6
接地引脚电流 IGND（IOUT = 400mA） IGND 800 1000 µA IOUT = 400mA 6
关断电流 ISHDN（传统器件） ISHDN 0.02 1 µA VEN ≤ 0.5V，VOUT ≤ VIN ≤ 5.5V，–40°C ≤ TJ ≤ 100℃；传统器件 6
关断电流 ISHDN（新器件） ISHDN 0.02 1 µA VEN ≤ 0.5V，VOUT ≤ VIN ≤ 5.5V；新器件 6
EN 引脚高电平（已使能） VEN(high) 1.7 V 6
EN 引脚低电平（关断） VEN(low) 0 0.5 V 6
使能引脚电流（已使能） IEN(high) 0.02 0.1 µA VEN = 5.5V 6
启动时间 tSTR tSTR 600 µs VOUT = 3V，RL = 30Ω，COUT = 1μF，CNR = 0.01μF 6
热关断温度（温度升高时关断） TSD 160 °C 关断，温度升高 6
热关断温度（温度降低时复位） TSD 140 °C 复位，温度降低 6
工作结温 TJ TJ -40 125 °C 6
结至环境热阻 RθJA RθJA 221.9 °C/W DBV 封装；传统器件 5
结至外壳（顶部）热阻 RθJC(top) RθJC(top) 74.9 °C/W DBV 封装；传统器件 5
结到电路板热阻 RθJB RθJB 51.9 °C/W DBV 封装；传统器件 5
结到顶部的表征参数 ψJT ψJT 2.8 °C/W DBV 封装；传统器件 5
结到电路板的表征参数 ψJB ψJB 51.1 °C/W DBV 封装；传统器件 5

CAD (KiCad official)

  • Symbol: TPS73632DBVR
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: tps73632dbvr-etched.step / tps73632dbvr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps73632dbvr.step / tps73632dbvr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (49 pp, sha256 5ed5c95a399b519d, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF